

MOS INTEGRATED CIRCUIT

 μ PD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A)

8-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

Compared to the μ PD78018F (standard model), the μ PD78018F(A) employs a stricter quality-assurance program. (NEC calls this quality grade "special grade").

The μ PD78018F(A) is a product in the μ PD78018F subseries within the 78K/0 series.

Compared with the older μ PD78014 subseries, this subseries operates at lower voltage and provides a fuller set of ROM and RAM variations.

A one-time PROM model μ PD78P018F(A) capable of operating in the same power supply voltage as of the mask ROM product and other development tools are also provided.

Functions are described in detail in the following User's Manual, which should be read when carring out design work.

 μ PD78018F, 78018FY Subseries User's Manual : U10659E 78K/0 Series User's Manual – Instruction : U12326E

FEATURES

Large on-chip ROM & RAM

Item	Program		Data Memory		
Product Name	Memory (ROM)	Internal High- Speed RAM	Internal Expanded RAM	Buffer RAM	Package
μPD78011F(A)	8K bytes	512 bytes	-	32 bytes	64-pin plastic shrink DIP (750 mil)
μPD78012F(A)	16K bytes				• 64-pin plastic QFP (14 × 14 mm)
μPD78013F(A)	24K bytes	1024 bytes			
μPD78014F(A)	32K bytes				
μPD78015F(A)	40K bytes		512 bytes		
μPD78016F(A)	48K bytes				
μPD78018F(A)	60K bytes		1024 bytes		

- External memory expansion space: 64K bytes
- I/O ports: 53 (N-ch open-drain: 4)
- 8-bit resolution A/D converter: 8 channels
- · Serial interface: 2 channels
- Timer: 5 channels
- Supply voltage: VDD = 1.8 to 5.5 V

In addition to the μ PD78011F(A), 78012F(A), 78013F(A), 78014(A), 78015F(A), 78016F(A), and 78018F(A), this document also describes μ PD78012F(A2). However, unless otherwise specified, the μ PD78018F(A) is treated as the representative model throughout this document.

The information in this document is subject to change without notice.

Document No. U11921EJ2V0DS00 (2nd edition) Date Published August 1997 N Printed in Japan

The mark ★ shows major revised points.



APPLICATION

Control unit of automotive, gas leak breaker, and safety devices, etc.

ORDERING INFORMATION

	Part Number	Package
	μPD78011FCW (A)-×××	64-pin plastic shrink DIP (750 mil)
	μ PD78011FGC (A)- \times \times -AB8	64-pin plastic QFP (14 × 14 mm)
	μ PD78012FCW (A)-×××	64-pin plastic shrink DIP (750 mil)
	μ PD78012FGC (A)- \times \times -AB8	64-pin plastic QFP (14 \times 14 mm)
7	μ PD78012FGC (A2)-×××-AB8	64-pin plastic QFP (14 × 14 mm)
	μ PD78013FCW (A)- $\times\times$	64-pin plastic shrink DIP (750 mil)
	μ PD78013FGC (A)-××-AB8	64-pin plastic QFP (14 \times 14 mm)
	μ PD78014FCW (A)- \times \times	64-pin plastic shrink DIP (750 mil)
	μ PD78014FGC (A)-××-AB8	64-pin plastic QFP (14 \times 14 mm)
	μ PD78015FCW (A)- $\times\!\times$	64-pin plastic shrink DIP (750 mil)
	μ PD78015FGC (A)- \times \times -AB8	64-pin plastic QFP (14 \times 14 mm)
	μ PD78016FCW (A)- \times \times	64-pin plastic shrink DIP (750 mil)
	μ PD78016FGC (A)- \times \times -AB8	64-pin plastic QFP (14 \times 14 mm)
	μ PD78018FCW (A)-×××	64-pin plastic shrink DIP (750 mil)
	μ PD78018FGC (A)- \times \times -AB8	64-pin plastic QFP (14 \times 14 mm)

Remark xxx indicates a ROM code suffix.

QUALITY GRADE

Special

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

DIFFERENCES BETWEEN STANDARD MODEL AND (A) MODELS

Product Names	(A) Models	Standard Model
Package	64-pin plastic shrink DIP (750 mil) 64-pin plastic QFP (14 × 14 mm)	64-pin plastic shrink DIP (750 mil) 64-pin plastic QFP (14 × 14 mm) 64-pin plastic LQFP (12 × 12 mm)
Quality grade	Special	Standard

\star DIFFERENCES BETWEEN μ PD78012F(A) AND μ PD78012F(A2)


Product Names	μPD78012F(A)	μPD78012F(A2)	
Item			
Supply voltage	V _{DD} = 1.8 to 5.5 V	V _{DD} = 5 V ± 10 %	
Operating temperature	T _A = -40 to +85 °C	T _A = -40 to +125 °C	
Minimum instruction execution time	0.4 μs (at 10-MHz operation)	0.5 μ s (at 8-MHz operation)	
Package	64-pin plastic shrink DIP (750 mil) 64-pin plastic QFP (14 × 14 mm)	• 64-pin plastic QFP (14 × 14 mm)	

Remark In addition to the above, the supply voltage and so on are different. For details, refer to **11. ELECTRICAL SPECIFICATIONS**.

2

★ 78K/0 Series Expansion

The following shows the 78K/0 Series products development. Subseries name are shown inside frames.



Note Under planning



The following lists the main functional differences between subseries products.

	Function	ROM		Tin	ner		8-bit	10-bit	8-bit	Serial Interface	1/0	V _{DD} MIN.	External
Subseries	Name	Capacity	8-bit	16-bit	Watch	WDT	A/D	A/D	D/A	Serial interface	1/0	Value	Expansion
Control	μPD78075B	32K-40K	4ch	1ch	1ch	1ch	8ch	-	2ch	3ch (UART: 1ch)	88	1.8 V	0
	μPD78078	48K-60K											
	μPD78070A	_									61	2.7 V	
	μPD780058	24K-60K	2ch						2ch	3ch (time division UART: 1ch)	68	1.8 V	
	μPD78058F	48K-60K								3ch (UART: 1ch)	69	2.7 V	
	μPD78054	16K-60K										2.0 V	
	μPD780034	8K-32K					_	8ch	-	3ch (UART: 1ch,	51	1.8 V	
	μPD780024						8ch	_		time division 3-wire: 1ch)			
	μPD78014H									2ch	53	1.8 V	
	μPD78018F	8K-60K											
	μPD78014	8K-32K										2.7 V	
	μPD780001	8K		_	-					1ch	39		_
	μPD78002	8K-16K			1ch		_				53		0
	μPD78083				_		8ch			1ch (UART: 1ch)	33	1.8 V	_
Inverter	μPD780964	8K-32K	3ch	Note	_	1ch	-	8ch	-	2ch (UART: 2ch)	47	2.7 V	0
control	μPD780924						8ch	-					
FIP	μPD780208	32K-60K	2ch	1ch	1ch	1ch	8ch	-	-	2ch	74	2.7 V	-
drive	μPD780228	48K-60K	3ch	_	_					1ch	72	4.5 V	
	μPD78044H	32K-48K	2ch	1ch	1ch						68	2.7 V	
	μPD78044F	16K-40K								2ch			
LCD	μPD780308	48K-60K	2ch	1ch	1ch	1ch	8ch	-	-	3ch (time division UART: 1ch)	57	2.0 V	-
drive	μPD78064B	32K								2ch (UART: 1ch)			
	μPD78064	16K-32K											
IEBus	μPD78098B	40K-60K	2ch	1ch	1ch	1ch	8ch	-	2ch	3ch (UART: 1ch)	69	2.7 V	0
supported	μPD78098	32K-60K											
Meter control	μPD780973	24K-32K	3ch	1ch	1ch	1ch	5ch	_	ı	2ch (UART: 1ch)	56	4.5 V	_
LV	μPD78P0914	32K	6ch	_	_	1ch	8ch	_	_	2ch	54	4.5 V	0

Note 10-bit timer: 1 channel



OVERVIEW OF FUNCTION

	Product Name								
Item		μPD78011F(A)	μPD78012F(A)	μPD78013F(A)	μPD78014F(A)	μPD78015F(A)	μPD78016F(A)	μPD78018F(A)	
Internal	ROM	8K bytes	16K bytes	24K bytes	32K bytes	40K bytes	48K bytes	60K bytes	
memory	High-speed RAM	512 bytes		1024 bytes			•		
	Expanded RAM			_		512 bytes		1024 bytes	
	Buffer RAM	32 bytes							
Memory s	pace	64K bytes							
General-p	urpose registers	8 bits × 32 r	egisters (8 bit	s × 8 registers	imes 4 banks)				
	nstruction	On-chip min	imum instructi	on execution t	ime cycle mod	dification funct	tion		
execution time	When main system clock selected	0.4 μs/0.8 μ	s/1.6 μs/3.2 μ	s/6.4 μs (at 10	.0 MHz opera	tion)			
	When subsystem clock selected	122 μs (at 3	2.768 kHz ope	eration)					
Instruction	ı set	•	on/division (8 lation (set, re:	bits \times 8 bits,10 set, test, boole	•				
I/O ports		Total		: 53					
		CMOS input: 2 CMOS I/O: 47 N-channel open-drain I/O: (15 V withstand voltage): 4							
A/D conve	erter	 8-bit resolution × 8 channels Operable over a wide power supply voltage range: AVDD = 1.8 to 5.5 V 							
Serial inte	rface	3-wire serial I/O/SBI/2-wire serial I/O mode selectable: 1 channel 3-wire mode (on-chip max. 32 bytes automatic data transmit/receive function): 1 channel							
Timer		16-bit timer/event counter: 1 channel 8-bit timer/event counter: 2 channels Watch timer: 1 channel Watchdog timer: 1 channel							
Timer out	out	3 (14-bit PW	/M output × 1)	ı					
Clock outp	out	39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz (at main system clock 10.0 MHz operation), 32.768 kHz (at subsystem clock 32.768 kHz operation)							
Buzzer ou	tput	2.4 kHz, 4.9 kHz, 9.8 kHz (at main system clock 10.0 MHz operation)							
Vectored	Maskable	Internal: 8,	External: 4						
interrupt	Non-maskable	Internal: 1	Internal: 1						
sources	Software	1							
Test input		Internal: 1, External: 1							
Supply voltage		V _{DD} = 1.8 to 5.5 V							
Operating a	mbient temperature	T _A = -40 to	+85 °C						
Package			stic shrink DIP	` '					

Caution Compared to the other models, the μ PD78012F(A2) differs in terms of the voltage and supply current. Refer to DIFFERENCES BETWEEN μ PD78012F(A) AND μ PD78012F(A2).




CONTENTS

1.	PIN CONFIGURATION (Top View)	7
2.	BLOCK DIAGRAM	10
3.	PIN FUNCTIONS 3.1 PORT PINS 3.2 OTHER PORTS 3.3 PIN I/O CIRCUIT AND RECOMMENDED CONNECTION OF UNUSED PINS	11 12
4.	MEMORY SPACE	16
5.	PERIPHERAL HARDWARE FUNCTION FEATURES 5.1 PORTS 5.2 CLOCK GENERATOR 5.3 TIMER/EVENT COUNTER 5.4 CLOCK OUTPUT CONTROL CIRCUIT 5.5 BUZZER OUTPUT CONTROL CIRCUIT 5.6 A/D CONVERTOR 5.7 SERIAL INTERFACES	18 19 20 22 22 23
6.	INTERRUPT FUNCTIONS AND TEST FUNCTIONS	25
7.	EXTERNAL DEVICE EXPANTION FUNCTIONS	29
8.	STANDBY FUNCTIONS	29
9.	RESET FUNCTIONS	29
10.	INSTRUCTION SET	30
11.	ELECTRICAL SPECIFICATIONS	33
12.	CHARACTERISTIC CURVE (REFERENCE VALUES)	80
13.	PACKAGE DRAWINGS	81
14.	RECOMMENDED SOLDERING CONDITIONS	83
APF	PENDIX A. DEVELOPMENT TOOLS	84
APF	PENDIX B. RELATED DOCUMENTS	86



1. PIN CONFIGURATION (Top View)


• 64-Pin Plastic Shrink DIP (750 mil) μPD78011FCW(A)-xxx, 78012FCW(A)-xxx, 78013FCW(A)-xxx, μPD78014FCW(A)-xxx, 78015FCW(A)-xxx, 78016FCW(A)-xxx, 78018FCW(A)-xxx



Cautions 1. Always connect the IC (Internally Connected) pin to Vss directly.

- 2. Always connect the AVDD pin to VDD.
- 3. Always connect the AVss pin to Vss.

- 64-Pin Plastic QFP (14 \times 14 mm)
- ★ μ PD78011FGC(A)-××-AB8, 78012FGC(A)-××-AB8, 78012FGC(A2)-××-AB8, 78013FGC(A)-××-AB8, μ PD78014FGC(A)-××-AB8, 78015FGC(A)-××-AB8, 78016FGC(A)-××-AB8, 78018FGC(A)-××-AB8



- Cautions 1. Always connect the IC (Internally Connected) pin to Vss directly.
 - 2. Always connect the AVDD pin to VDD.
 - 3. Always connect the AVss pin to Vss.

SO0, SO1

: Serial Output



A8 to A15 : Address Bus P60 to P67 : Port 6

AD0 to AD7 : Address/Data Bus **PCL** : Programmable Clock

 \overline{RD} : Read Strobe ANI0 to ANI7 : Analog Input **ASTB** : Address Strobe RESET : Reset AV_{DD} : Analog Power Supply SB0, SB1 : Serial Bus SCKO, SCK1 : Serial Clock **AV**REF : Analog Reference Voltage : Analog Ground SIO, SI1 : Serial Input

 $\mathsf{AV}_{\mathsf{SS}}$

BUSY : Busy


BUZ STB : Buzzer Clock : Strobe IC : Internally Connected TI0 to TI2 : Timer Input INTP0 to INTP3 : Interrupt from Peripherals TO0 to TO2 : Timer Output : Port 0 V_{DD} : Power Supply

P00 to P04 P10 to P17 : Port 1 Vss : Ground P20 to P27 : Port 2 WAIT : Wait P30 to P37 : Port 3 $\overline{\mathsf{WR}}$: Write Strobe

P40 to P47 : Port 4 X1, X2

: Crystal (Main System Clock) P50 to P57 : Port 5 XT1, XT2 : Crystal (Subsystem Clock)

2. BLOCK DIAGRAM



Remark Internal ROM & RAM capacity varies depending on the product.



3. PIN FUNCTIONS

3.1 PORT PINS (1/2)

Pin Name	I/O		Function	On Reset	Dual- Function Pin
P00	Input	Port 0 Input only		Input	INTP0/TI0
P01	Input/	5-bit I/O port	Input/output can be specified bit-wise.	Input	INTP1
P02	output		When used as an input port, on-chip pull-up resistor can be used by software.		INTP2
P03	1		resistor can be used by software.		INTP3
P04Note 1	Input		Input only	Input	XT1
P10 to P17	Input/ output	l	be specified bit-wise. an input port, on-chip pull-up resistor can be	Input	ANIO to ANI7
P20	Input/	Port 2		Input	SI1
P21	output	8-bit input/outpu	•		SO1
P22	1	1 ' '	be specified bit-wise. In input port, on-chip pull-up resistor can be		SCK1
P23	1	used by softwar			STB
P24	1				BUSY
P25	1				SI0/SB0
P26	1				SO0/SB1
P27	1				SCK0
P30	Input/	Port 3		Input	TO0
P31	output	8-bit input/outpu	•		TO1
P32		l ' '	be specified in 1-bit units. In input port, on-chip pull-up resistor can be		TO2
P33		used by softwar	e.		TI1
P34					TI2
P35					PCL
P36					BUZ
P37					_
P40 to P47	Input/ output	Port 4 8-bit input/output port. Input/output can be specified in 8-bit unit. When used as an input port, on-chip pull-up resistor can be used by software. Test input flag (KRIF) is set to 1 by falling edge detection.		Input	AD0 to AD7

- **Notes 1.** When using the P04/XT1 pins as an input port, set 1 to bit 6 (REC) of the processor clock control register (PCC). Do not use the on-chip feedback resistor of the subsystem clock oscillator.
 - 2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input, on-chip pull-up resistor is automatically unused.

3.1 PORT PINS (2/2)

Pin Name	I/O		On Reset	Dual- Function Pin	
P50 to P57	Input/ output	Port 5 8-bit input/output port. LED can be driven direct Input/output can be spec When used as an input p used by software.	Input	A8 to A15	
P60	Input/	Port 6	N-ch open-drain input/output port.	Input	_
P61	output	8-bit input/output port.	On-chip pull-up resistor can be		
P62		Input/output can be specified bit-wise.	specified by mask option. LED can be driven directly.		
P63		·	,		
P64			When used as an input port, on-chip		RD
P65			pull-up resistor can be used by soft-		WR
P66]		ware.		WAIT
P67					ASTB

3.2 OTHER PORTS (1/2)

Pin Name	I/O	Function	On Reset	Dual- Function Pin
INTP0	Input	External interrupt request input by which the effective edge	Input	P00/TI0
INTP1		(rising edge, falling edge, or both rising edge and falling		P01
INTP2		edge) can be specified.		P02
INTP3		Falling edge detection external interrupt request input.		P03
SI0	Input	Serial interface serial data input.	Input	P25/SB0
SI1				P20
SO0	Output	Serial interface serial data output.	Input	P26/SB1
SO1				P21
SB0	Input	Serial interface serial data input/output.	Input	P25/SI0
SB1	/output			P26/SO0
SCK0	Input	Serial interface serial clock input/output.	Input	P27
SCK1	/output			P22
STB	Output	Serial interface automatic transmit/receive strobe output.	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input.	Input	P24



3.2 OTHER PORTS (2/2)

Pin Name	I/O	Function	On Reset	Dual- Function Pin
TI0	Input	External count clock input to 16-bit timer (TM0).	Input	P00/INTP0
TI1	1	External count clock input to 8-bit timer (TM1).	1	P33
TI2]	External count clock input to 8-bit timer (TM2).	1	P34
TO0	Output	16-bit timer (TM0) output (shared as 14-bit PWM output).	Input	P30
TO1]	8-bit timer (TM1) output.		P31
TO2		8-bit timer (TM2) output.		P32
PCL	Output	Clock output (for main system clock, subsystem clock trimming).	Input	P35
BUZ	Output	Buzzer output.	Input	P36
AD0 to AD7	Input /output	Low-order address/data bus at external memory expansion.	Input	P40 to P47
A8 to A15	Output	High-order address bus at external memory expansion.	Input	P50 to P57
RD	Output	External memory read operation strobe signal output.	Input	P64
WR]	External memory write operation strobe signal output.		P65
WAIT	Input	Wait insertion at external memory access.	Input	P66
ASTB	Output	Strobe output which latches the address information output at port 4 and port 5 to access external memory.	Input	P67
ANI0 to ANI7	Input	A/D converter analog input.	Input	P10 to P17
AVREF	Input	A/D converter reference voltage input.	_	_
AVDD	_	A/D converter analog power supply. Connected to V _{DD} .	_	_
AVss	<u> </u>	A/D converter ground potential. Connected to Vss.	<u> </u>	_
RESET	Input	System reset input.	_	_
X1	Input	Main system clock oscillation crystal connection.	-	-
X2			_	_
XT1	Input	Subsystem clock oscillation crystal connection.	Input	P04
XT2	_		_	_
V _{DD}	_	Positive power supply.	<u> </u>	_
Vss	_	Ground potential.	<u> </u>	_
IC	-	Internal connection. Connected to Vss directly.	-	_


3.3 PIN I/O CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, see Figure 3-1.

Table 3-1. Input/Output Circuit Type of Each Pin

Pin Name	Input/output Circuit Type	1/0	Recommended Connection when Not Used
P00/INTP0/TI0	2	Input	Connected to Vss.
P01/INTP1	8-A	Input/output	Individually connected to V _{SS} via resistor.
P02/INTP2			
P03/INTP3			
P04/XT1	16	Input	Connected to VDD or Vss.
P10/ANI0 to P17/ANI7	11	Input/output	Individually connected to V _{DD} or V _{SS} via resisitor.
P20/SI1	8-A		
P21/SO1	5-A		
P22/SCK1	8-A		
P23/STB	5-A		
P24/BUSY	8-A		
P25/SI0/SB0	10-A		
P26/SO0/SB1			
P27/SCK0			
P30/TO0	5-A		
P31/TO1			
P32/TO2			
P33/TI1	8-A		
P34/TI2			
P35/PCL	5-A		
P36/BUZ			
P37			
P40/AD0 to P47/AD7	5-E		Individually connected to VDD via resistor.
P50/A8 to P57/A15	5-A		Individually connected to V _{DD} or V _{SS} via resistor.
P60 to P63	13-B		Individually connected to VDD via resistor.
P64/RD	5-A		Individually connected to V _{DD} or V _{SS} via resistor.
P65/WR			
P66/WAIT			
P67/ASTB			
RESET	2	Input	_
XT2	16	_	Leave open.
AVREF			Connected to Vss.
AVDD			Connected to VDD.
AVss			Connected to Vss.
IC			Connected to Vss directly.

Figure 3-1. Pin Input/Output Circuits



4. MEMORY SPACE

The memory map of the μ PD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), and 78018F(A) is shown in Figures 4-1 and 4-2.

FFFFH Special Function Registers (SFR) 256 × 8 Bits FF00H **FEFFH** General-Purpose Registers 32×8 Bits **FEE0H** FEDFH Internal High-Speed RAMNote mmmmH nnnnH mmmmH-1 Use Prohibited Program Area FAE0H 1000H Data FADFH Buffer RAM 32 × 8 Bits Memory **OFFFH** FAC0H Space **CALLF Entry Area** FABFH Use Prohibited 0800H FA80H 07FFH FA7FH Program Area Program 0080H External Memory Memory 007FH Space nnnnH+1 **CALLT Table Area** nnnnH 0040H 003FH Internal ROMNote Vector Table Area 0000H 0000H

Figure 4-1. Memory Map (μPD78011F(A), 78012F(A), 78013F(A), 78014F(A))

Note Internal ROM and internal high-speed RAM capacities vary depending on the product (see the table below).

Product Name	Intenal ROM End Address nnnnH	Internal High-Speed RAM Start Address mmmmH
μPD78011F(A)	1FFFH	FD00H
μPD78012F(A)	3FFFH	
μPD78013F(A)	5FFFH	FB00H
μPD78014F(A)	7FFFH	




Figure 4-2. Memory Map (μPD78015F(A), 78016F(A), 78018F(A))

Note Internal ROM, internal high-speed RAM and internal extended RAM capacities vary depending on the product (see the table below).

Product Name	Intenal ROM End Address nnnnH	Internal High-Speed RAM Start Address mmmmH	Internal Extended RAM Start Address kkkkH
μPD78015F(A)	9FFFH	FB00H	F600H
μPD78016F(A)	BFFFH		
μPD78018F(A)	EFFFH		F400H



5. PERIPHERAL HARDWARE FUNCTION FEATURES

5.1 PORTS

The I/O port has the following three types

CMOS input (P00, P04)
 CMOS input/output (P01 to P03, port 1 to port 5, P64 to P67)
 N-ch open-drain input/output(15V withstand voltage) (P60 to P63)
 Total

Table 5-1. Functions of Ports


Port Name	Pin Name	Function
Port 0	P00, P04	Dedicated Input port
	P01 to P03	Input/output ports. Input/output can be specified bit-wise.
		When used as an input port, on-chip pull-up resistor can be used by software.
Port 1	P10 to P17	Input/output ports. Input/output can be specified bit-wise.
		When used as an input port, on-chip pull-up resistor can be used by software.
Port 2	P20 to P27	Input/output ports. Input/output can be specified bit-wise.
		When used as an input port, on-chip pull-up resistor can be used by software.
Port 3	P30 to P37	Input/output ports. Input/output can be specified bit-wise.
		When used as an input port, on-chip pull-up resistor can be used by software.
Port 4	P40 to P47	Input/output ports. Input/output can be specified in 8-bit units.
		When used as an input port, on-chip pull-up resistor can be used by software.
		Test input flag (KRIF) is set to 1 by falling edge detection.
Port 5	P50 to P57	Input/output ports. Input/output can be specified bit-wise.
		When used as an input port, on-chip pull-up resistor can be used by software.
		LED can be driven directly.
Port 6	P60 to P63	N-ch open-drain input/output port. Input/output can be specified bit-wise.
		On-chip pull-up resistor can be specified by mask option.
		LED can be driven directly.
	P64 to P67	Input/output ports. Input/output can be specified bit-wise.
		When used as an input port, on-chip pull-up resistor can be used by software.

5.2 CLOCK GENERATOR

There are two types of clock generator: main system clock and subsystem clock. The minimum instruction exection time can be changed.

- 0.4μ s/ 0.8μ s/ 1.6μ s/ 3.2μ s/ 6.4μ s (Main system clock: at 10.0 MHz operation)
- 122μs (Subsystem clock: at 32.768 KHz operation)

Figure 5-1. Clock Generator Block Diagram





5.3 TIMER/EVENT COUNTER


The following five channels are incorporated in the timer/event counter.

16-bit timer/event counter
8-bit timer/event counter
2 channels
Watch timer
1 channel
Watchdog timer
1 channel

Table 5-2. Types and Functions of Timer/Event Counter

		16-bit Timer/Event Counter	8-bit Timer/Event Counter	Watch Timer	Watchdog Timer
Туре	Interval timer	1 channel	2 channels	1 channel	1 channel
	Externanal event counter	1 channel	2 channels	_	_
Functions	Timer output	1 output	2 outputs	_	_
	PWM output	1 output	_	_	_
	Pulse width mesurement	1 input	-	_	_
	Sqare wave output	1 output	2 outputs	_	_
	Interrupt request	2	2	1	1
	Test input	_	-	1 input	_

Figure 5-2. 16-bit Timer/Enent Counter Block Diagram






Figure 5-3. 8-bit Timer/Enent Counter Block Diagram

Figure 5-4. Watch Timer Block Diagram





Figure 5-5. Watchdog Timer Block Diagram




5.4 CLOCK OUTPUT CONTROL CIRCUIT

The clock with the following frequencies can be output for clock output.

- 39.1 kHz/78.1 kHz/156 kHz/313 kHz/625 kHz/1.25 MHz (Main system clock: at 10.0 MHz operation)
- 32.768 kHz (Subsystem clock: at 32.768 kHz operation)

Figure 5-6. Clock Output Control Block Diagram




5.5 BUZZER OUTPUT CONTROL CIRCUIT

The clock with the following frequencies can be output for buzzer output.

• 2.4 kHz/4.9 kHz/9.8 kHz (Main system clock: at 10.0 MHz operation)

Figure 5-7. Buzzer Output Control Block Diagram




5.6 A/D CONVERTER

The A/D converter has on-chip eight 8-bit resolution channels. There are the following two method to start A/D conversion.

- · Hardware starting
- · Software starting

Figure 5-8. A/D Converter Block Diagram



5.7 SERIAL INTERFACES

There are two on-chip clocked serial interfaces as follows.

- Serial Interface channel 0
- · Serial Interface channel 1


Table 5-3. Type and Function of Serial Interface

Function	Serial Interface Channel 0	Serial Interface Channel 1
3-wire serial I/O mode	O (MSB/LSB-first switchable)	O (MSB/LSB-first switchable)
3-wire serial I/O mode with automatic data	-	O (MSB/LSB-first switchable)
transmit/receive function		
SBI (Serial Bus Interface) mode	O (MSB-first)	-
2-wire serial I/O mode	O (MSB-first)	-

Internal Bus SI0/SB0/P25 (0) Serial I/O Shift Output Selector Register 0 (SIO0) Latch SO0/SB1/P26 (O) Busy/Acknowledge Output Circuit Bus Release/Command/ Selector Acknowledge Detection Circuit Interrupt Request ► INTCSI0 SCKO/P27 (O) Signal Serial Clock Counter Generator $fx/2^2-fx/2^9$ Serial Clock TO2 Selector Control Circuit

Figure 5-9. Serial Interface Channel 0 Block Diagram







6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

6.1 INTERRUPT FUNCTIONS

There are the 14 interrupt sources of 3 different kind as shown below.

Non-maskable: 1Maskable: 12Software: 1

Table 6-1. Interrupt Source List


	Default		Interrupt Source	Internal/	Vector Table	Basic
Interrupt Type	Priority Note 1	Name	Trigger	External	Address	Configuration Type Note 2
Non-maskable	_	INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer mode selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
2		INTP1			0008Н	(D)
3	INTP2			000AH		
	4	INTP3			000CH	
	5	INTCSI0	Serial interface channel 0 transfer end	Internal	000EH	(B)
	6	INTCSI1	Serial interface channel 1 transfer end		0010H	
	7	INTTM3	Reference time interval signal from watch timer		0012H	
	8	INTTM0	16 bit timer/event counter match signal generation		0014H	
	9	INTTM1	8-bit timer/event counter 1 match signal generation		0016H	
	10	INTTM2	8-bit timer/event counter 2 match signal generation		0018H	
	11	INTAD	A/D converter conversion end		001AH	
Software		BRK	BRK instruction execution		003EH	(E)

Notes 1. The default pririty is the priority applicable when more than one maskable interrupt request is generated. 0 is the highest priority and 11, the lowest.


2. Basic configuration types (A) to (E) correspond to (A) to (E) on the next page.

Figure 6-1. Basic Interrupt Function Configuration (1/2)

(A) Internal Non-Maskable Interrupt



(B) Internal Maskable Interrupt



(C) External Maskable Interrupt (INTP0)






Figure 6-1. Basic Interrupt Function Configuration (2/2)

(D) External Maskable Interrupt (Except INTP0)



(E) Software Interrupt



IF : Interrupt request flag
IE : Interrupt enable flag
ISP : In-service priority flag
MK : Interrupt mask flag
PR : Priority specification flag


6.2 TEST FUNCTIONS

There are two test sources as shown in Table 6-2.

Table 6-2. Test Source List

	Test Source	Internal/External
Name	Trigger	mterna/External
INTWT	Watch timer overflow	Internal
INTPT4	Port 4 falling edge detection	External

Figure 6-2. Test Function Basic Configuration



IF : Test input flagMK : Test mask flag

7. EXTERNAL DEVICE EXPANSION FUNCTIONS

The external device expansion function is used to connect external devices to areas other than the internal ROM, RAM and SFR.

Ports 4 to 6 are used for connection with external devices.


8. STANDBY FUNCTIONS

There are the following two standby functions to reduce the current consumption.

• HALT mode : The CPU operating clock is stopped. The average consumption current can be reduced by intermittent operation in combination with the normal operat ing mode.

• STOP mode : The main system clock oscillation is stopped. The whole operation by the main system clock is stopped, so that the system operates with ultra-low power consumption using only the subsystem clock.

Figure 8-1. Standby Functions



Note The current consumption can be reduced by stopping the main system clock. When the CPU is operating on the subsystem clock, set bit 7 (MCC) of the processor clock control register (PCC) to stop the main system clock. The STOP instruction cannot be used.

Caution When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program by the program.

9. RESET FUNCTIONS

There are the following two reset methods.

- External reset input by RESET pin.
- Internal reset by watchdog timer hung-up time detection.

10. INSTRUCTION SET

(1) 8-Bit Instruction

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

Note Sfr Saddr Iaddr16 PSW [DE] [HL] [HL+B] Saddr16 Interpretation In	
ADDC SUB ADD ADD	None
B, C DBNZ saddr MOV MOV ADD ADDC SUB SUBC AND OR XOR CMP DBNZ DBNZ DBNZ DBNZ DBNZ	c
sfr MOV MOV saddr MOV MOV ADD ADDC SUB SUBC	INC DEC
saddr MOV MOV ADD ADDC SUB SUBC	
ADD ADDC SUB SUBC	
OR XOR CMP	INC DEC
!addr16 MOV	
PSW MOV MOV	PUSH POP
[DE] MOV	
[HL] MOV	ROR4 ROL4
[HL+byte] MOV [HL+B] [HL+C]	
X	MULU
С	DIVUW

Note Except r = A

30

(2) 16-Bit Instruction

MOVW, XCHW ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd Operand 1st Operand	#word	AX	rp ^{Note}	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		XCHW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVWNote						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	моум	MOVW						
!addr16		MOVW						
SP	моум	MOVW						

Note Only when rp = BC, DE, HL.

(3) Bit Manipulation Instruction

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

2nd Operand 1st Operand	A.bit	sfr.bit	saddr.bit	PWS.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call Instruction/Branch Instruction

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

2nd Operand	AX	!addr16	!addr11	[addr5]	\$addr16
1st Operand		iaddi 10	:addi i i	[addio]	φασσιτο
Basic instruction	BR	CALL, BR	CALLF	CALLT	BR, BC, BNC, BZ, BNZ
Compound instruction					BT,BF, BTCLR,
					DBNZ

(5) Other Instruction

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP



11. ELECTRICAL SPECIFICATIONS

• Electrical Specifications of µPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (1/26)

Absolute Maximum Ratings (T_A = 25 °C)

Parameter	Symbol	Test Condition	s	Rating	Unit
Supply voltage	V _{DD}			-0.3 to +7.0	V
	AVDD			-0.3 to V _{DD} + 0.3	V
	AVREF			-0.3 to V _{DD} + 0.3	V
	AVss			-0.3 to +0.3	V
Input voltage	V _{I1}	P00-P04, P10-P17, P20-P27, P	30-P37, P40-P47	-0.3 to V _{DD} + 0.3	V
		P50-P57, P64-P67, X1, X2, XT	2, RESET		
	V _{I2}	P60-P63	Open-drain	-0.3 to +16	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3	V
Analog input voltage	Van	P10-P17	Analog input pin	AVss - 0.3 to AVREF + 0.3	٧
Output	Іон	1 pin		-10	mA
current high		P10-P17, P20-P27, P30-P37 to	otal	-15	mA
		P01-P03, P40-P47, P50-P57, P60-	P67 total	-15	mA
Output	_{OL} Note	1 pin	Peak value	30	mA
current low			rms	15	mA
		P40-P47, P50-P55 total	Peak value	100	mA
			rms	70	mA
		P01-P03, P56, P57,	Peak value	100	mA
		P60-P67 total	rms	70	mA
		P01-P03, P64-P67 total	Peak value	50	mA
			rms	20	mA
		P10-P17, P20-P27, P30-P37	Peak value	50	mA
		total	rms	20	mA
Operating ambient temperature	Та			-40 to +85	°C
Storage temperature	Tstg			−65 to +150	°C

Note rms should be calculated as follows: [rms] = [peak value] $\times \sqrt{\text{duty}}$

Caution Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter or even momentarily. That is, the absolute maximuam ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

• Electrical Specifications of µPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (2/26)

Capacitance ($T_A = 25$ °C, $V_{DD} = V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Test Conditions			TYP.	MAX.	Unit
Input capacitance	Cin	f = 1 MHz Unmeasured pins returned to 0 V				15	pF
I/O capacitance	Сю	f = 1 MHz Unmeasured P01-P03, P10-P17, P20-P27,				15	pF
		pins returned to 0 V P30-P37, P40-P47, P50-P57,					
		P64-P67					
		P60-P63				20	pF

Remark The characteristics of a dual-function pin and a port pin are the same unless specified otherwise.

Main System Clock Oscillation Circuit Characteristics (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic	X1 X2 Vss	Oscillator	2.7 V ≤ V _{DD} ≤ 5.5 V	1		10	MHz
resonator	R1 R1	frequency (fx) Note 1	1.8 V ≤ V _{DD} < 2.7 V	1		5	
		Oscillation stabilization time Note 2	After VDD reaches oscillator voltage range MIN.			4	ms
Crystal resonator	X1 X2 Vss	Oscillator frequency (fx) Note 1	2.7 V ≤ V _{DD} ≤ 5.5 V	1		10	MHz
resonator	1=C1 =C2		1.8 V ≤ V _{DD} < 2.7 V	1		5	
		Oscillation stabilization time Note 2	V _{DD} = 4.5 to 5.5 V			10	ms
						30	
External clock	X1 X2	X1 input frequency (fx) Note 1		1.0		10.0	MHz
	μPD74HCU04	X1 input high/low level width (txH, txL)		45		500	ns

- Notes 1. Indicates only oscillation circuit characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. Time required to stabilize oscillation after reset or STOP mode release.
- Cautions 1. When using the main system clock oscillator, wirinin the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.
 - Wiring should be as short as possible.
 - Wiring should not cross other signal lines.
 - Wiring should not be placed close to a varying high current.
 - The potential of the oscillator capacitor ground should be the same as Vss.
 - Do not ground wiring to a ground pattern in which a high current flows.
 - Do not fetch a signal from the oscillator.
 - When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program.

• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (3/26)

Subsystem Clock Oscillation Circuit Characteristics (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT1 XT2 Vss	Oscillator frequency (fxr) Note 1		32	32.768	35	kHz
	-C3 -C4	Oscillation	V _{DD} = 4.5 to 6.0 V		1.2	2	s
		stabilization time Note 2				10	
External clock	XT1 XT2	XT1 input frequency (f _{XT}) Note 1		32		100	kHz
		XT1 input high/low level width (txth, txtl)		5		15	μs

- Notes 1. Indicates only oscillation circuit characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. Time required to stabilize oscillation after V_{DD} reaches oscillator voltage MIN.
- Cautions 1. When using the subsystem clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.
 - Wiring should be as short as possible.
 - Wiring should not cross other signal lines.
 - Wiring should not be placed close to a varying high current.
 - The potential of the oscillator capacitor ground should be the same as Vss.
 - Do not ground wiring to a ground pattern in which a high current flows.
 - Do not fetch a signal from the oscillator.
 - The subsystem clock oscillation circuit is a circuit with a low amplification level, more prone to misoperation due to noise than the main system clock. Particular care is therefore required with the wiring method when the subsystem clock is used.

• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (4/26)

Recommended Oscillation Circuit Constant

Recommended oscillation circuit constant differs depending on the model.

(1) μ PD78011F(A), 78012F(A), 78013F(A), 78014F(A)

(a) Main system clock: ceramic resonator ($T_A = -40 \text{ to } +85 ^{\circ}\text{C}$)

Manufacturer	Product Name	Frequency (MHz)		ed Oscillation Constant	Oscillation Voltage Range		Remark
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
TDK Corp.	CCR4.0MC3	4.00	Built-in	Built-in	1.8	5.5	Capacitor on chip, surface-mount type
	FCR4.0MC5	4.00	Built-in	Built-in	1.8	5.5	Capacitor on chip, insertion type
	CCR4.19MC3	4.19	Built-in	Built-in	1.8	5.5	Capacitor on chip, surface-mount type
	FCR4.19MC5	4.19	Built-in	Built-in	1.8	5.5	Capacitor on chip, insertion type
	CCR5.00MC3	5.00	Built-in	Built-in	1.8	5.5	Capacitor on chip, surface-mount type
	FCR5.00MC5	5.00	Built-in	Built-in	1.8	5.5	Capacitor on chip, insertion type
	CCR8.00MC	8.00	Built-in	Built-in	2.7	5.5	Capacitor on chip, surface-mount type
	FCR8.00MC5	8.00	Built-in	Built-in	2.7	5.5	Capacitor on chip, insertion type
	CCR8.38MC	8.38	Built-in	Built-in	2.7	5.5	Capacitor on chip, surface-mount type
	FCR8.38MC5	8.38	Built-in	Built-in	2.7	5.5	Capacitor on chip, insertion type
	CCR10.00MC	10.00	Built-in	Built-in	2.7	5.5	Capacitor on chip, surface-mount type
	FCR10.00MC5	10.00	Built-in	Built-in	2.7	5.5	Capacitor on chip, insertion type
Murata Mfg.	CSA4.00MG	4.00	30	30	1.8	5.5	Insertion type
Co. Ltd.	CST4.00MGW	4.00	Built-in	Bkuilt-in	1.8	5.5	Capacitor on chip, insertion type
	CSA4.19MG	4.19	30	30	1.8	5.5	Insertion type
	CST4.19MGW	4.19	Built-in	Built-in	1.8	5.5	Capacitor on chip, insertion type
	CSA5.00MG	5.00	30	30	1.8	5.5	Insertion type
	CST5.00MGW	5.00	Built-in	Built-in	1.8	5.5	Capacitor on chip, insertion type
	CSA8.00MTZ	8.00	30	30	2.7	5.5	Insertion type
	CST8.00MTW	8.00	Built-in	Built-in	2.7	5.5	Capacitor on chip, insertion type
	CSA8.38MTZ	8.38	30	30	2.7	5.5	Insertion type
	CST8.38MTW	8.38	Built-in	Built-in	2.7	5.5	Capacitor on chip, insertion type
	CSA10.00MTZ	10.00	30	30	2.7	5.5	Insertion type
	CST10.00MTW	10.00	Built-in	Built-in	2.7	5.5	Capacitor on chip, insertion type

Caution The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation but do not guarantee the accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency of the resonator in the application circuit. For this, it is necessary to directly contact manufacturer of the resonator being used.

- Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (5/26)
 - (b) Main system clock: ceramic resonator ($T_A = -20 \text{ to } +80 \text{ }^{\circ}\text{C}$)

Manufacturer	Product Name	Frequency (MHz)		ed Oscillation Constant		lation Range	Remark
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
Kyocera	PBRC4.00A	4.00	33	33	1.8	5.5	Surface-mount type
Corp.	RBRC4.00B	4.00	Built-in	Built-in	1.8	5.5	Capacitor on chip, surface-mount type
	KBR-4.00MSA	4.00	33	33	1.8	5.5	Insertion type
	KBR-4.00MKS	4.00	Built-in	Built-in	1.8	5.5	Capacitor on chip, insertion type
	PBRC5.00A	5.00	33	33	1.8	5.5	Surface-mount type
	RBRC5.00B	5.00	Built-in	Built-in	1.8	5.5	Capacitor on chip, surface-mount type
	KBR-5.00MSA	5.00	33	33	1.8	5.5	Insertion type
	KBR-5.00MKS	5.00	Built-in	Built-in	1.8	5.5	Capacitor on chip, insertion type
	KBR-8M	8.00	33	33	2.7	5.5	Insertion type
	KBR-10M	10.00	33	33	2.7	5.5	Insertion type

(2) μ PD78015F(A), 78016F(A)

(a) Main system clock: ceramic resonator (T_A = -40 to +85 °C)

Manufacturer	Product Name	Frequency (MHz)		nended O			lation Range	Remark
			C1 (pF)	C2 (pF)	R1 (kΩ)	MIN. (V)	MAX. (V)	
Murata Mfg.	CSB1000J	1.00	100	100	5.6	1.8	5.5	Insertion type
Co. Ltd.	CSA2.00MG040	2.00	100	100	0	1.8	5.5	Insertion type
	CST2.00MG040		Built-in	Built-in	0	1.8	5.5	Capacitor on chip, insertion type
	CSA4.00MG040	4.00	100	100	0	1.8	5.5	Insertion type
	CST4.00MGW040		Built-in	Built-in	0	1.8	5.5	Capacitor on chip, insertion type
	CSA6.00MG	6.00	30	30	0	1.8	5.5	Insertion type
	CST6.00MGW		Built-in	Built-in	0	1.8	5.5	Capatitor on chip, insertion type
	CSA10.0MTZ	10.0	30	30	0	1.8	5.5	Insertion type
	CST10.0MTW		Built-in	Built-in	0	1.8	5.5	Capatitor on chip, insertion type
TDK	FCR4.0MC5	4.0	Built-in	Built-in	2.2	1.8	5.5	Capatitor on chip, insertion type
	FCR10.0MC	10.0	Built-in	Built-in	1.0	1.8	5.5	Capatitor on chip, insertion type

Caution The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation but do not guarantee the accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency of the resonator in the application circuit. For this, it is necessary to directly contact manufacturer of the resonator being used.

- Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (6/26)
 - (b) Main system clock: ceramic resonator ($T_A = -20 \text{ to } +80 \text{ }^{\circ}\text{C}$)

Manufacturer	Product Name	Frequency (MHz)	Recommend Circuit	ed Oscillation Constant		lation Range	Remark
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
Kyocera	PBRC4.00A	4.00	33	33	1.8	5.5	Surface-mount type
Corp.	RBRC4.00B	4.00	Built-in	Built-in	1.8	5.5	Capacitor on chip, surface-mount type
	KBR-4.00MSA	4.00	33	33	1.8	5.5	Insertion type
	KBR-4.00MKS	4.00	Built-in	Built-in	1.8	5.5	Capacitor on chip, insertion type
	PBRC5.00A	5.00	33	33	1.8	5.5	Surface-mount type
	RBRC5.00B	5.00	Built-in	Built-in	1.8	5.5	Capacitor on chip, surface-mount type
	KBR-5.00MSA	5.00	33	33	1.8	5.5	Insertion type
	KBR-5.00MKS	5.00	Built-in	Built-in	1.8	5.5	Capacitor on chip, insertion type
	KBR-8M	8.00	33	33	2.7	5.5	Insertion type
	KBR-10M	10.00	33	33	2.7	5.5	Insertion type

Caution The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation but do not guarantee the accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency of the resonator in the application circuit. For this, it is necessary to directly contact manufacturer of the resonator being used.



• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (7/26)

DC Characteristics ($T_A = -40$ to +85 °C, $V_{DD} = 1.8$ to 5.5 V)

Parameter	Symbol	Test Con	ditions	MIN.	TYP.	MAX.	Unit
Input voltage	V _{IH1}	P10-P17, P21, P23, P30-P32,	V _{DD} = 2.7 to 5.5 V	0.7 V _{DD}		V _{DD}	٧
high		P35-P37, P40-P47, P50-P57,					
		P64-67		0.8 V _{DD}		V _{DD}	V
	V _{IH2}	P00-P03, P20, P22, P24-P27,	V _{DD} = 2.7 to 5.5 V	0.8 V _{DD}		V _{DD}	V
		P33, P34, RESET		0.85 V _{DD}		V _{DD}	V
	V _{IH3}	P60-P63	V _{DD} = 2.7 to 5.5 V	0.7 V _{DD}		15	V
		(N-ch open drain)		0.8 V _{DD}		15	V
	V _{IH4}	X1, X2	V _{DD} = 2.7 to 5.5 V	V _{DD} - 0.5		V _{DD}	V
				V _{DD} -0.2		V _{DD}	V
	V _{IH5}	XT1/P04, XT2	$4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	0.8 V _{DD}		V _{DD}	V
			$2.7~V \leq V_{DD} < 4.5~V$	0.9 V _{DD}		V _{DD}	V
			$1.8~V \leq V_{DD} < 2.7~V~^{\text{Note}}$	0.9 V _{DD}		V _{DD}	V
Input voltage	V _{IL1}	P10-P17, P21, P23, P30-P32,	V _{DD} = 2.7 to 5.5 V	0		0.3 V _{DD}	٧
low		P35-P37, P40-P47, P50-P57,					
		P64-67		0		0.2 V _{DD}	V
	V _{IL2}	P00-P03, P20, P22, P24-P27,	V _{DD} = 2.7 to 5.5 V	0		0.2 V _{DD}	٧
		P33, P34, RESET		0		0.15 V _{DD}	٧
	VIL3	P60-P63	$4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	0		0.3 V _{DD}	٧
			$2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$	0		0.2 V _{DD}	٧
				0		0.1 V _{DD}	٧
	V _{IL4}	X1, X2	V _{DD} = 2.7 to 5.5 V	0		0.4	٧
				0		0.2	٧
	V _{IL5}	XT1/P04, XT2	$4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	0		0.2 V _{DD}	٧
			2.7 V ≤ V _{DD} < 4.5 V	0		0.1 V _{DD}	٧
			$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$ Note	0		0.1 V _{DD}	V
Output	V _{OH1}	V _{DD} = 4.5 to 5.5 V, loн = -1 mA		V _{DD} – 1.0			V
voltage high		loн = −100 μA		V _{DD} - 0.5			V
Output	V _{OL1}	P50-P57, P60-P63	V _{DD} = 4.5 to 5.5 V,		0.4	2.0	٧
voltage low			loL = 15 mA				
		P01-P03, P10-P17, P20-P27	V _{DD} = 4.5 to 5.5 V,			0.4	V
		P30-P37, P40-P47, P64-P67	loL = 1.6 mA				
	V _{OL2}	SB0, SB1, SCK0	V _{DD} = 4.5 to 5.5 V, open-drain,			0.2 V _{DD}	V
			pulled-up (R = 1 kΩ)				
	Volз	lo _L = 400 μA	· · · · · · · · · · · · · · · · · · ·			0.5	٧

Note When using XT1/P04 as P04, input the inverse of P04 to XT2 using an inverter.

Remark The characteristics of a dual-function pin and a port pin are the same unless specified otherwise.

• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (8/26)

DC Characteristics (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Test Con	ditions	MIN.	TYP.	MAX.	Unit
Input leakage	Тинт	VIN = VDD	P00-P03, P10-P17,			3	μΑ
current high			P20-P27, P30-P37,				
			P40-P47, P50-P57,				
			P60-P67, RESET				
	ILIH2		X1, X2, XT1/P04, XT2			20	μΑ
	Ішнз	V _{IN} = 15 V	P60-P63			80	μΑ
Input leakege	ILIL1	VIN = 0 V	P00-P03, P10-P17,			-3	μΑ
current low			P20-P27, P30-P37,				
			P40-P47, P50-P57,				
			P60-P67, RESET				
	ILIL2		X1, X2, XT1/P04, XT2			-20	μΑ
	Ішз		P60-P63			_3 Note	μΑ
Output leakage	Ісонт	Vout = Vdd				3	μΑ
current high							
Output leakage	Ігог	Vout = 0 V				-3	μΑ
current low							
Mask option	R ₁	V _{IN} = 0 V, P60-P63		20	40	90	kΩ
pull-up resistor							
Software	R ₂	VIN = 0 V, P01-P03, P10-P17, F	15	40	90	kΩ	
pull-up resistor		P50-P57, P60-P67					

Note For P60-P63, if pull-up resistor is not provided (specifiable by mask option) a low-level input leak current of $-200~\mu\text{A}$ (MAX.) flows only during the 3 clocks (no-wait time) after an instruction has been executed to read out port 6 (P6) or port mode register 6 (PM6). Outside the period of 3 clocks following execution a read-out instruction, the current is $-3~\mu\text{A}$ (MAX.).

Remark The characteristics of a dual-function pin and a port pin are the same unless specified otherwise.

• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (9/26)

DC Characteristics (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Test Condi	tions	MIN.	TYP.	MAX.	Unit
Supply	IDD1	10.00 MHz crystal	V _{DD} = 5.0 V ± 10 % Note 2		9.0	18.0	mA
current Note 1		oscillation operation mode	V _{DD} = 3.0 V ± 10 % Note 3		1.3	2.6	mA
	I _{DD2}	10.00 MHz crystal	V _{DD} = 5.0 V ± 10 % Note 2		2.4	4.8	mA
		oscillation HALT mode	V _{DD} = 3.0 V ± 10 % Note 3		1.2	2.4	mA
	IDD3	32.768 kHz crystal	V _{DD} = 5.0 V ± 10 %		60	120	μΑ
		oscillation operation mode Note 4	V _{DD} = 3.0 V ± 10 %		35	70	μΑ
			V _{DD} = 2.0 V ± 10 %		24	48	μΑ
	IDD4	32.768 kHz crystal	V _{DD} = 5.0 V ± 10 %		25	50	μΑ
		oscillation HALT mode Note 4	$V_{DD} = 3.0 \text{ V} \pm 10 \%$		5	15	μΑ
			V _{DD} = 2.0 V ± 10 %		2	10	μΑ
	I _{DD5}	XT1 = VDD	V _{DD} = 5.0 V ± 10 %		1	30	μΑ
		STOP mode when using feedback	V _{DD} = 3.0 V ± 10 %		0.5	10	μΑ
		resistor	V _{DD} = 2.0 V ± 10 %		0.3	10	μΑ
	IDD6	XT1 = VDD	V _{DD} = 5.0 V ± 10 %		0.1	30	μΑ
		STOP mode when not using	$V_{DD} = 3.0 \text{ V} \pm 10 \%$		0.05	10	μΑ
		feedback resistor	V _{DD} = 2.0 V ± 10 %		0.05	10	μΑ

Notes 1. This current excludes the AVREF current, port current, and current which flows in the built-in pull-up resistor.

- 2. When operating at high-speed mode (when the processor clock control register (PCC) is set to 00H)
- 3. When operating at low-speed mode (when the PCC is set to 04H)
- 4. When main system clock stopped.

• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (10/26)


AC Characteristics

(1) Basic Operation (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Test Condi	tions	MIN.	TYP.	MAX.	Unit
Cycle time	Тсү	Operating on main system	3.5 V ≤ V _{DD} ≤ 5.5 V	0.4		64	μs
(Min. instruction		clock	2.7 V ≤ V _{DD} < 3.5 V	0.8		64	μs
execution time)			1.8 V ≤ V _{DD} < 2.7 V	2.0		64	μs
		Operating on subsystem clock		40	122	125	μs
TI0 input	tтіно	$3.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$		2/f _{sam} +0.1 Note			μs
frequency	tTILO	2.7 V ≤ VDD < 3.5 V		2/fsam+0.2 Note			μs
		1.8 V ≤ V _{DD} < 2.7 V		2/f _{sam} +0.5 Note			μs
TI1, TI2 input	fтıı	V _{DD} = 4.5 to 5.5 V		o		4	MHz
frequency				О		275	kHz
TI1, TI2 input	tтін1	V _{DD} = 4.5 to 5.5 V		100			ns
high/low-level width	triL1			1.8			μs
Interrupt	tinth	INTP0	$3.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	2/fsam+0.1 Note			μs
request input	tINTL		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 3.5 \text{ V}$	2/f _{sam} +0.2 Note			μs
high/low-level			1.8 V ≤ V _{DD} < 2.7 V	2/f _{sam} +0.5 Note			μs
width		INTP1-INTP3, KR0-KR7	V _{DD} = 2.7 to 5.5 V	10			μs
				20			μs
RESET low	trsı	V _{DD} = 2.7 to 5.5 V		10			μs
level width				20			μs

Note In combination with bits 0 (SCS0) and 1 (SCS1) of sampling clock select register (SCS), selection of f_{sam} is possible between $f_x/2^{N+1}$, $f_x/64$ and $f_x/128$ (when N=0 to 4).

 T_{CY} vs V_{DD} (At main system clock operation)





• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (11/26)

(2) Read/Write Operation (T_A = -40 to +85 °C, V_{DD} = 2.7 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	tasth		0.5tcr		ns
Address setup time	tads		0.5tcy-30		ns
Address hold time	tadh		50		ns
Data input time from address	tadd1			(2.5+2n)tcy-50	ns
	tadd2			(3+2n)tcy-100	ns
Data input time from RD↓	tRDD1			(1+2n)tcy-25	ns
	tRDD2			(2.5+2n)tey-100	ns
Read data hold time	tвон		0		ns
RD low-level width	t _{RDL1}		(1.5+2n)tcy-20		ns
	tRDL2		(2.5+2n) tcy-20		ns
WAIT↓ input time from RD↓	tnowT1			0.5tcy	ns
	t _{RDWT2}			1.5tcy	ns
WAIT↓ input time from WR↓	twrwt			0.5tc _Y	ns
WAIT low-level width	tw⊤∟		(0.5+2n)tcy+10	(2+2n)tcy	ns
Write data setup time	twos		100		ns
Write data hold time	twdн	Load resistor \geq 5 k Ω	20		ns
WR low-level width	twrL1		(2.5+2n) toy-20		ns
RD↓ delay time from ASTB↓	tastrd		0.5tcy-30		ns
WR↓ delay time from ASTB↓	tastwr		1.5tcy-30		ns
ASTB↑ delay time from RD↑ in external fetch	trdast		tcy-10	tcy+40	ns
Address hold time from RD↑ in external fetch	trdadh		tcy	tcy+50	ns
Write data output time from RD↑	trowo	V _{DD} = 4.5 to 5.5 V	0.5tcy+5	0.5tcy+30	ns
			0.5tcy+15	0.5tcy+90	ns
Write data output time from WR↓	twrwd	V _{DD} = 4.5 to 5.5 V	5	30	ns
			15	90	ns
Address hold time from WR↑	twradh	V _{DD} = 4.5 to 5.5 V	toy	tcy+60	ns
			toy	tcy+100	ns
RD↑ delay time from WAIT↑	twrnd		0.5tcy	2.5tcy+80	ns
WR↑ delay time from WAIT↑	twrwn		0.5tcy	2.5tcy+80	ns

Remarks 1. tcy = Tcy/4

2. n indicates number of waits.



- Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (12/26)
- (3) Serial Interface (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)
 - (a) Serial Interface Channel 0
 - (i) 3-wire serial I/O mode (SCK0... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy1	4.5 V ≤ V _{DD} ≤ 5.5 V	800			ns
		$2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$	1600			ns
		$2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	3200			ns
			4800			ns
SCK0 high/low-level	t _{KH1}	V _{DD} = 4.5 to 5.5 V	tkcy1/2-50			ns
width	t _{KL1}		tксү1/2-100			ns
SI0 setup time	tsik1	4.5 V ≤ V _{DD} ≤ 5.5 V	100			ns
(to SCK0↑)		$2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$	150			ns
		$2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	300			ns
			400			ns
SI0 hold time	tksi1		400			ns
(from SCK0↑)						
SO0 output delay time from SCK0↓	tkso1	C = 100 pF Note			300	ns

Note C is the load capacitance of SCK0 and SO0 output line.

(ii) 3-wire serial I/O mode (SCK0... External clock input)

Parameter	Symbol	Test Co	nditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy2	4.5 V ≤ V _{DD} ≤ 5.5 V	800			ns	
		2.7 V ≤ V _{DD} < 4.5 V	/	1600			ns
		2.0 V ≤ V _{DD} < 2.7 V	/	3200			ns
				4800			ns
SCK0 high/low-level	t кн2	4.5 V ≤ V _{DD} ≤ 5.5 V	/	400			ns
width	t KL2	2.7 V ≤ V _{DD} < 4.5 V	/	800			ns
		2.0 V ≤ V _{DD} < 2.7 V	/	1600			ns
				2400			ns
SI0 setup time	tsik2	V _{DD} = 2.0 to 5.5 V		100			ns
(to SCK0 ↑)				150			ns
SI0 hold time	tksi2			400			ns
(from SCK0↑)							
SO0 output delay time	tkso2	C = 100 pF Note	V _{DD} = 2.0 to 5.5 V			300	ns
from SCK0↓						500	ns
SCK0 rise, fall time	t _{R2}	When external dev	rice			160	ns
	t _{F2}	expansion function	is used				
		When external	When 16-bit timer			700	ns
		device expansion	output function is				
		function is not	used				
		used	When 16-bit timer			1000	ns
			output function is				
			not used				

Note C is the load capacitance of SO0 output line.

• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (13/26)

(iii) SBI mode (SCK0... Internal clock output)

Parameter	Symbol	Test Co	nditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксүз	4.5 V ≤ V _{DD} ≤ 5.5 \	/	800			ns
		2.0 V ≤ V _{DD} < 4.5 \	/	3200			ns
				4800			ns
SCK0 high/low-level	tкнз	V _{DD} = 4.5 to 6.0 V		tксүз/2—50			ns
width	tкьз			tксүз/2—150			ns
SB0, SB1 setup time	tsıкз	4.5 V ≤ V _{DD} ≤ 5.5 \	/	100			ns
(to SCK0↑)		2.0 V ≤ V _{DD} < 4.5 V	/	300			ns
				400			ns
SB0, SB1 hold time	tкsіз			tксүз/2			ns
(from SCK0↑)							
SB0, SB1output delay	tкsоз	$R = 1 k\Omega$,	V _{DD} = 4.5 to 5.5 V	0		250	ns
time from SCK0↓		C = 100 pF Note		0		1000	ns
SB0, SB1↓ from SCK0↑	tĸsв			t ксүз			ns
SCK0↓ from SB0, SB1↓	tsвк			t ксүз			ns
SB0, SB1 high-level	tsвн			t ксүз			ns
width							
SB0, SB1 low-level	tsbL			t ксүз			ns
width							

Note R and C are the load resistors and load capacitance of the SB0, SB1 and $\overline{SCK0}$ output line.

 $\bullet \ \ Electrical \ Specifications \ of \ \mu PD78011F(A), \ 78012F(A), \ 78013F(A), \ 78014F(A), \ 78015F(A), \ 78016F(A), \ 78018F(A) \ (14/26)$

(iv) SBI mode (SCK0... External clock input)

Parameter	Symbol	Test Co	nditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy4	4.5 V ≤ V _{DD} ≤ 5.5 V	800			ns	
		$2.0 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$	2.0 V ≤ V _{DD} < 4.5 V				ns
				4800			ns
SCK0 high/low-level	t кн4	$4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	/	400			ns
width	tkL4	$2.0 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$	/	1600			ns
				2400			ns
SB0, SB1 setup time	tsik4	4.5 V ≤ V _{DD} ≤ 5.5 V	<i>'</i>	100			ns
(to SCK0 ↑)		$2.0 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$	/	300			ns
				400			ns
SB0, SB1 hold time	tksi4			tkcy4/2			ns
(from SCK0↑)							
SB0, SB1 output delay	tkso4	$R = 1 k\Omega$,	V _{DD} = 4.5 to 5.5 V	0		300	ns
time from SCK0↓		C = 100 pF Note		0		1000	ns
SB0, SB1↓ from SCK0↑	tksB			tkcy4			ns
SCK0↓ from SB0, SB1↓	t sвк			tkcy4			ns
SB0, SB1 high-level	tsвн			tkcy4			ns
width							
SB0, SB1 low-level	tsbl			tkcy4			ns
width							
SCK0 rise, fall time	t _{R4}	When external dev	rice			160	ns
	t _{F4}	expansion function	is used				
		When external	When 16-bit timer			700	ns
		device expansion	output function is				
		function is not	used				
		used	When 16-bit timer			1000	ns
			output function is				
			not used				

Note R and C are the load resistors and load capacitance of the SB0 and SB1 output line.

• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (15/26)

(v) 2-wire serial I/O mode (SCK0... Internal clock output)

Parameter	Symbol	Test Co	nditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy5	$R = 1 k\Omega$,	$2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}$	1600			ns
		C = 100 pF Note	$2.0~V \leq V_{DD} < 2.7~V$	3200			ns
				4800			ns
SCK0 high-level width	t кн5		$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	tксү5/2—160			ns
				tксү5/2-190			ns
SCK0 low-level width	t _{KL5}		$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	tксү5/2-50			ns
				tксү5/2-100			ns
SB0, SB1 setup time	tsik5		$4.5~V \le V_{DD} \le 5.5~V$	300			ns
(to SCK0↑)			$2.7~V \leq V_{DD} < 4.5~V$	350			ns
			$2.0 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	400			ns
				500			ns
SB0, SB1 hold time	tksi5			600			ns
(from SCK0↑)							
SB0, SB1 output delay	t kso5			0		300	ns
time from SCK0↓							

Note R and C are the load resistors and load capacitance of the SCK0, SB0 and SB1 output line.

• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (16/26)

(vi) 2-wire serial I/O mode (SCK0... External clock input)

Parameter	Symbol	Test Co	nditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy6	2.7 V ≤ V _{DD} ≤ 5.5 \	/	1600			ns
		2.0 V ≤ V _{DD} < 2.7 V	/	3200			ns
				4800			ns
SCK0 high-level width	tкнв	2.7 V ≤ V _{DD} ≤ 5.5 \	/	650			ns
		2.0 V ≤ V _{DD} < 2.7 \	/	1300			ns
				2100			ns
SCK0 low-level width	tĸL6	2.7 V ≤ V _{DD} ≤ 5.5 \	/	800			ns
		2.0 V ≤ V _{DD} < 2.7 V	2.0 V ≤ V _{DD} < 2.7 V				ns
							ns
SB0, SB1 setup time	tsik6	V _{DD} = 2.0 to 5.5 V		100			ns
(to SCK0↑)				150			ns
SB0, SB1 hold time	tksi6			tkcy6/2			ns
(from SCK0↑)							
SB0, SB1 output delay	tkso6	$R = 1 k\Omega$,	$4.5~V \le V_{DD} \le 5.5~V$	0		300	ns
time from SCK0↓		C = 100 pF Note	$2.0~V \leq V_{DD} < 4.5~V$	0		500	ns
				0		800	ns
SCK0 rise, fall time	t _{R6}	When external dev	rice			160	ns
	t _{F6}	expansion function	ı is used				
		When external	When 16-bit timer			700	ns
		device expansion	output function is				
		function is not	used				
		used	When 16-bit timer			1000	ns
			output function is				
			not used				

Note R and C are the load resistors and load capacitance of the SB0 and SB1 output line.



• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (17/26)

(b) Serial Interface Channel 1

(i) 3-wire serial I/O mode (SCK1... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy7	4.5 V ≤ V _{DD} ≤ 5.5 V	800			ns
		$2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$	1600			ns
		$2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	3200			ns
			4800			ns
SCK1 high/low-level	t кн7	V _{DD} = 4.5 to 5.5 V	tксү7/2-50			ns
width	t KL7		tксү7/2-100			ns
SI1 setup time	tsik7	4.5 V ≤ V _{DD} ≤ 5.5 V	100			ns
(to SCK1 ↑)		$2.7~V \leq V_{DD} < 4.5~V$	150			ns
		$2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	300			ns
			400			ns
SI1 hold time	tksi7		400			ns
(from SCK1↑)						
SO1 output delay time	tkso7	C = 100 pF Note			300	ns
from SCK1↓						

Note C is the load capacitance of SCK1 and SO1 output line.

(ii) 3-wire serial I/O mode (SCK1... External clock input)

Parameter	Symbol	Test Co	nditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tксүв	4.5 V ≤ V _{DD} ≤ 5.5 V	1	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1	1600			ns
		2.0 V ≤ V _{DD} < 2.7 V	/	3200			ns
				4800			ns
SCK1 high/low-level	tкнв	4.5 V ≤ V _{DD} ≤ 5.5 V	1	400			ns
width	t _{KL8}	2.7 V ≤ V _{DD} < 4.5 V		800			ns
		2.0 V ≤ V _{DD} < 2.7 V	/	1600			ns
				2400			ns
SI1 setup time	tsik8	V _{DD} = 2.0 to 5.5 V		100			ns
(to SCK1↑)				150			ns
SI1 hold time	t _{KSI8}			400			ns
(from SCK1↑)							
SO0 output delay time	tkso8	C = 100 pF Note	V _{DD} = 2.0 to 5.5 V			300	ns
from SCK1↓						500	ns
SCK1 rise, fall time	t _{R8}	When external dev	rice			160	ns
	t _{F8}	expansion function	is used				
		When external	When 16-bit timer			700	ns
		device expansion	output function is				
		function is not	used				
		used	When 16-bit timer			1000	ns
			output function is				
			not used				

Note C is the load capacitance of SO1 output line.

50

• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (18/26)

(iii) 3-wire serial I/O mode with automatic transmit/receive function (SCK1... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy9	4.5 V ≤ V _{DD} ≤ 5.5 V	800			ns
		2.7 V ≤ VDD < 4.5 V	1600			ns
		$2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	3200			ns
			4800			ns
SCK1 high/low-level	tкнэ	V _{DD} = 4.5 to 5.5 V	tксүэ/2—50			ns
width	t _{KL9}		tксүэ/2—100			ns
SI1 setup time	tsik9	4.5 V ≤ V _{DD} ≤ 5.5 V	100			ns
(to SCK1 ↑)		2.7 V ≤ VDD < 4.5 V	150			ns
		2.0 V ≤ VDD < 2.7 V	300			ns
			400			ns
SI1 hold time	t _{KSI9}		400			ns
(from SCK1↑)						
SO1 output delay time	tkso9	C = 100 pF Note			300	ns
from SCK1↓						
STB↑ from SCK1↑	tsbo		tксү9/2—100		tксү9/2+100	ns
Strobe signal	tssw	2.7 V ≤ V _{DD} ≤ 5.5 V	tксү9—30		tксүэ +30	ns
high-level width		$2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	tксү9—60		tксүэ +60	ns
			tксүэ—90		tксүэ +90	ns
Busy signal setup time	t _{BYS}		100			ns
(to busy signal						
detection timing)						
Busy signal hold time	tвүн	4.5 V ≤ V _{DD} ≤ 5.5 V	100			ns
(from busy signal		2.7 V ≤ VDD < 4.5 V	150			ns
detection timing)		2.0 V ≤ VDD < 2.7 V	200			ns
			300			ns
SCK1↓ from busy	tsps				2tkcy9	ns
inactive						

Note C is the load capacitance of SCK1 and SO1 output line.


- Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (19/26)
 - (iv) 3-wire serial I/O mode with automatic transmit/receive function (SCK1... External clock input)

Parameter	Symbol	Test Co	nditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy10	4.5 V ≤ V _{DD} ≤ 5.5 \	/	800			ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.5 \text{ V}$	/	1600			ns
		$2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	/	3200			ns
				4800			ns
SCK1 high/low-level	t кн10,	4.5 V ≤ V _{DD} ≤ 5.5 V		400			ns
width	t KL10	$2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$	/	800			ns
		$2.0 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	/	1600			ns
				2400			ns
SI1 setup time	tsik10	V _{DD} = 2.0 to 5.5 V		100			ns
(to SCK1 ↑)				150			ns
SI1 hold time	t _{KSI10}			400			ns
(from SCK1↑)							
SO1 output delay time	tkso10	C = 100 pF Note	V _{DD} = 2.0 to 5.5 V			300	ns
from SCK1↓						500	ns
SCK1 rise, fall time	t _{R10} ,	When external dev	vice expansion			160	ns
	t _{F10}	function is used					
		When external dev	vice expansion			1000	ns
		function is not use	d				


Note C is the load capacitance of the SO1 output line.

• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (20/26)


AC Timing Test Point (Excluding X1, XT1 Input)



Clock Timing




TI Timing




• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (21/26)

Read/Write Operation

External fetch (No wait):




External fetch (Wait insertion):




• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (22/26)

External data access (No wait):




External data access (Wait insertion):




• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (23/26)

Serial Transfer Timing


3-wire serial I/O mode:



SBI mode (Bus release signal transfer):




SBI Mode (command signal transfer):




56

• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (24/26)


2-wire serial I/O mode:



3-wire serial I/O mode with automatic transmit/receive function:



3-wire serial I/O mode with automatic transmit/receive function (busy processing):



Note The signal is not actually driven low here; it is shown as such to indicate the timing.



• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (25/26)

A/D converter characteristics (TA = -40 to +85 °C, AVDD = VDD = 1.8 to 5.5 V, AVss = Vss = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error Note		2.7 V ≤ AVREF ≤ AVDD			0.6	%
		1.8 V ≤ AV _{REF} ≤ 2.7 V			1.4	%
Conversion time	tconv	2.0 V ≤ AVDD < 5.5 V	19.1		200	μs
		1.8 V ≤ AVDD < 2.0 V	38.2		200	μs
Sampling time	tsamp		24/fx			μs
Analog input voltage	VIAN		AVss		AVREF	٧
Reference voltage	AVREF		1.8		AVDD	٧
AV _{REF} resistance	Rairef		4	14		kΩ


Note Overall error excluding quantization error ($\pm 1/2$ LSB). It is indicated as a ratio to the full-scale value.

Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics ($T_A = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply	VDDDR		1.8		5.5	٧
voltage						
Data retention supply	IDDDR	VDDDR = 1.8 V		0.1	10	μΑ
current		Subsystem clock stop and feed-				
		back resister disconnected				
Release signal set time	tsrel		0			μs
Oscillation stabilization	twait	Release by RESET		2 ¹⁸ /fx		ms
wait time		Release by interrupt request		Note		ms


Note In combination with bit 0 to bit 2 (OSTS0 to OSTS2) of oscillation stabilization time select register (OSTS), selection of 2¹³/fx and 2¹⁵/fx to 2¹⁸/fx is possible.

Data Retention Timing (STOP Mode Release by RESET)





• Electrical Specifications of μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A) (26/26)

Data Retention Timing (Standby Release Signal : STOP Mode Release by Interrupt Request Signal)




Interrupt Request Input Timing





RESET Input Timing





★ ● Electrical Specifications of μPD78012F(A2) (1/20)

Absolute Maximum Ratings (T_A = 25 °C)

Parameter	Symbol	Test Conditio	ns	Rating	Unit
Supply voltage	V DD			-0.3 to +7.0	٧
	AVDD			-0.3 to V _{DD} + 0.3	٧
	AVREF			-0.3 to V _{DD} + 0.3	٧
	AVss			-0.3 to +0.3	٧
Input voltage	VII	P00-P04, P10-P17, P20-P27,	P30-P37, P40-P47	-0.3 to V _{DD} + 0.3	V
		P50-P57, P64-P67, X1, X2, X	T2, RESET		
	Vı2	P60-P63 Open-drain		-0.3 to +16	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3	٧
Analog input voltage	Van	P10-P17	Analog input pin	AVss - 0.3 to AVREF + 0.3	٧
Output	Іон	1 pin		-10	mA
current high		P10-P17, P20-P27, P30-P37	total	-15	mA
		P01-P03, P40-P47, P50-P57, P6	0-P67 total	– 15	mA
Output	_{OL} Note	1 pin	Peak value	30	mA
current low			rms	15	mA
		P40-P47, P50-P55 total	Peak value	100	mA
			rms	70	mA
		P01-P03, P56, P57,	Peak value	100	mA
		P60-P67 total	rms	70	mA
		P01-P03, P64-P67 total	Peak value	50	mA
			rms	20	mA
		P10-P17, P20-P27, P30-P37	Peak value	50	mA
		total	rms	20	mA
Operating ambient temperature	Та			-40 to +125	°C
Storage temperature	Tstg			-65 to +150	°C

Note rms should be calculated as follows: [rms] = [peak value] $\times \sqrt{\text{duty}}$

Caution Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter or even momentarily. That is, the absolute maximuam ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

Remark The characteristics of a dual-function pin and a port pin are the same unless specified otherwise.



• Electrical Specifications of μPD78012F(A2) (2/20)

Permissible Injection Current characteristics at overvoltage application (TA = -40 to +125 °C, VDD = 5 V \pm 10 %, Vss = 0 V)

Parameter	Symbol		Test Conditions		MIN.	TYP.	MAX.	Unit
Positive direction	Ілн1	1 pin	Input port other than ANIn (n = 0-7)	Peak value			2	mA
injection current				Average value			0.2	mA
(VIN > VDD)	Ілн2		ANIn (n = 0-7)	Peak value			0.2	mA
				Average value			0.02	mA
	Iынз Total	Total	for all input pins	Peak value			16	mA
			Average value			1.6	mA	
	Ілн4	Total	for ANIn (n = 0-7)	Peak value			0.2	mA
				Average value			0.02	mA
Negative direction	IIJL1	1 pin	Input port other than ANIn (n = 0-7)	Peak value			-0.1	mA
injection current				Average value			-0.01	mA
(VIN < Vss)	lijl2		ANIn (n = 0-7)	Peak value			-0.3	mA
				Average value			-0.03	mA
	Писз	Total	for all input pins	Peak value			-0.8	mA
				Average value			-0.08	mA
	IUL4 Total		for ANIn (n = 0-7)	Peak value			-0.3	mA
				Average value			-0.03	mA

- Cautions 1. When injection current flows through an analog input pin (ANIn : n = 0-7), the A/D conversion result of the analog input becomes the rated value when there is no injection current ±2LSB.
 - 2. When injection current flows through several analog input pins (ANIn : n = 0-7), the A/D conversion result of the analog input becomes the rated value when there is no injection current ± 4 LSB.
 - 3. The average value (absolute value) of the pin injection current is obtained by the following formula.

Average value =
$$((1/T) \int_0^T |i(t)|^{3/2} dt)^{3/2}$$

where, i(t) indicates the pin injection current. The maximum value of | i(t) | is the peak value.

Capacitance ($T_A = 25$ °C, $V_{DD} = V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Test Conditions			TYP.	MAX.	Unit
Input capacitance	Cin	f = 1 MHz Unmeasure	= 1 MHz Unmeasured pins returned to 0 V			15	pF
I/O capacitance	C _{IO}	f = 1 MHz Unmeasured	= 1 MHz Unmeasured P01-P03, P10-P17, P20-P27,			15	pF
		pins returned to 0 V	pins returned to 0 V P30-P37, P40-P47, P50-P57,				
			P64-P67				
			P60-P63			20	pF

Remark The characteristics of a dual-function pin and a port pin are the same unless specified otherwise.

• Electrical Specifications of μPD78012F(A2) (3/20)

Main System Clock Oscillation Circuit Characteristics ($T_A = -40$ to +125 °C, $V_{DD} = 5$ V \pm 10 %)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	R1	Oscillator frequency (fx) Note 1		1		8	MHz
		Oscillation stabilization time Note 2	After VDD reaches oscillator voltage range MIN.			10	ms
Crystal resonator	X1 X2 V _{SS}	Oscillator frequency (fx) Note 1		1		8	MHz
	C1 =C2	Oscillation stabilization time Note 2				10	ms
External clock	X1 X2	X1 input frequency (f _X) Note 1		1.0		8.0	MHz
		X1 input high/low level width (txH, txL)		55		500	ns

- Notes 1. Indicates only oscillation circuit characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. Time required to stabilize oscillation after reset or STOP mode release.
- Cautions 1. When using the main system clock oscillator, wirinin the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.
 - Wiring should be as short as possible.
 - Wiring should not cross other signal lines.
 - Wiring should not be placed close to a varying high current.
 - The potential of the oscillator capacitor ground should be the same as Vss.
 - Do not ground wiring to a ground pattern in which a high current flows.
 - Do not fetch a signal from the oscillator.
 - 2. When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program.

• Electrical Specifications of μPD78012F(A2) (4/20)

Subsystem Clock Oscillation Circuit Characteristics (TA = -40 to +125 °C, V_{DD} = 5 V \pm 10 %)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT1 XT2 Vss	Oscillator frequency (f _{XT}) Note 1		32	32.768	35	kHz
		Oscillation stabilization time Note 2			1.2	2	w
External clock		XT1 input frequency (f _{XT}) Note 1		32		100	kHz
		XT1 input high/low level width (txth, txtl)		5		15	μs

- Notes 1. Indicates only oscillation circuit characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. Time required to stabilize oscillation after VDD reaches oscillator voltage MIN.
- Cautions 1. When using the subsystem clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.
 - Wiring should be as short as possible.
 - Wiring should not cross other signal lines.
 - Wiring should not be placed close to a varying high current.
 - The potential of the oscillator capacitor ground should be the same as Vss.
 - Do not ground wiring to a ground pattern in which a high current flows.
 - Do not fetch a signal from the oscillator.
 - The subsystem clock oscillation circuit is a circuit with a low amplification level, more prone to misoperation due to noise than the main system clock. Particular care is therefore required with the wiring method when the subsystem clock is used.



• Electrical Specifications of μPD78012F(A2) (5/20)

DC Characteristics (T_A = -40 to +125 °C, V_{DD} = 5 V \pm 10%)

Parameter	Symbol	Test Cor	nditions	MIN.	TYP.	MAX.	Unit
Input voltage	V _{IH1}	P10-P17, P21, P23, P30-P32,	P35-P37, P40-P47,	0.7 V _{DD}		V _{DD}	V
high		P50-P57, P64-67					
	V _{IH2}	P00-P03, P20, P22, P24-P27,	P33, P34, RESET	0.85 V _{DD}		V _{DD}	٧
	VIH3	P60-P63 (N-ch open drain)		0.7 V _{DD}		15	٧
	V _{IH4}	X1, X2		V _{DD} - 0.5		V _{DD}	٧
	V _{IH5}	XT1/P04, XT2		0.8 V _{DD}		V _{DD}	٧
Input voltage	V _{IL1}	P10-P17, P21, P23, P30-P32,	P35-P37, P40-P47,	0		0.3 V _{DD}	٧
low		P50-P57, P64-67					
	V _{IL2}	P00-P03, P20, P22, P24-P27,	P33, P34, RESET	0		0.18 V _{DD}	٧
	VIL3	P60-P63 (N-ch open drain)		0		0.3 V _{DD}	٧
	V _{IL4}	X1, X2		0		0.4	٧
	V _{IL5}	XT1/P04, XT2		0		0.2 V _{DD}	٧
Output	V _{OH1}	lон = −1 mA	loh = -1 mA				٧
voltage high		Іон = –100 μΑ	V _{DD} - 0.5			V	
Output	V _{OL1}	P50-P57, P60-P63	loL = 15 mA		0.4	2.0	٧
voltage low		P01-P03, P10-P17, P20-P27	loL = 1.6 mA			0.4	٧
		P30-P37, P40-P47, P64-P67					
	V _{OL2}	SB0, SB1, SCK0	N-ch open-drain, pulled-up			0.2 V _{DD}	٧
			$(R = 1 k\Omega)$				
	Volз	loι = 400 μA				0.5	٧
Input leakage	Ішн1	VIN = VDD	P00-P03, P10-P17,			10	μ A
current high			P20-P27, P30-P37,				
			P40-P47, P50-P57,				
			P64-P67, RESET				
	Ішн2		X1, X2, XT1/P04, XT2			20	μ A
	Ішнз	V _{IN} = 15 V	P60-P63			80	μ A
Input leakege	ILIL1	Vin = 0 V	P00-P03, P10-P17,			-10	μ A
current low			P20-P27, P30-P37,				
			P40-P47, P50-P57,				
			P64-P67, RESET				
	ILIL2		X1, X2, XT1/P04, XT2			-20	μΑ
	ILIL3		P60-P63			_10 Note	μΑ

Note For P60-P63, if pull-up resistor is not provided (specifiable by mask option) a low-level input leak current of $-200~\mu\text{A}$ (MAX.) flows only during the 3 clocks (no-wait time) after an instruction has been executed to read out port 6 (P6) or port mode register 6 (PM6). Outside the period of 3 clocks following execution a read-out instruction, the current is $-10~\mu\text{A}$ (MAX.).

Remark The characteristics of a dual-function pin and a port pin are the same unless specified otherwise.

• Electrical Specifications of μPD78012F(A2) (6/20)

DC Characteristics (Ta = -40 to +125 °C, VdD = 5 V \pm 10 %)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Output leakage	Іьон	Vout = VDD			10	μΑ
current high						
Output leakage	Ігог	Vout = 0 V			-10	μΑ
current low						
Mask option	R ₁	V _{IN} = 0 V, P60-P63	20	40	120	kΩ
pull-up resistor						
Software	R ₂	V _{IN} = 0 V, P01-P03, P10-P17, P20-P27, P30-P37,	15	40	120	kΩ
pull-up resistor		P40-P47, P50-P57, P60-P67				
Supply	IDD1	8.00 MHz crystal oscillation operation mode Note 2		9.0	29.0	mΑ
current Note 1	I _{DD2}	8.00 MHz crystal oscillation HALT mode Note 2		2.4	6.5	mA
	IDD3	32.768 kHz crystal oscillation operation mode Note 3		60	1200	μΑ
	IDD4	32.768 kHz crystal oscillation HALT mode Note 3		25	1000	μΑ
	I _{DD5}	XT1 = V _{DD} STOP mode when using feedback resistor		1	1000	μΑ
	I _{DD6}	XT1 = VDD STOP mode when not using feedback resistor		0.1	1000	μΑ

- **Notes 1.** The current which flows in the V_{DD} pin and AV_{DD} pin. However, it does not include the current flowing in the A/D converter and built-in pull-up resistor.
 - 2. When operating at high-speed mode (when the processor clock control register (PCC) is set to 00H)
 - 3. When main system clock stopped.

Remark The characteristics of a dual-function pin and a port pin are the same unless specified otherwise.




• Electrical Specifications of μPD78012F(A2) (7/20)


AC Characteristics

(1) Basic Operation (Ta = -40 to +125 °C, Vdd = 5 V \pm 10 %)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Cycle time	Тсү	Operating on main system clock	0.5		64	μs
(Min. instruction execution time)		Operating on subsystem clock	40	122	125	μs
TI0 input high/low-level width	tтіно tтіLo		2/f _{sam} +0.1 Note			μs
TI1, TI2 input frequency	f _{T11}		О		2	kHz
TI1, TI2 input high/low-level width	ttihi ttili		200			μs
Interrupt request input	tinth tintl	INTP0	2/fsam+0.1 Note			μs
high/low-level width		INTP1-INTP3, KR0-KR7	10			μs
RESET low level width	trsL		10			μs

Note In combination with bits 0 (SCS0) and 1 (SCS1) of sampling clock select register (SCS), selection of f_{sam} is possible between $f_x/2^{N+1}$, $f_x/64$ and $f_x/128$ (when N=0 to 4).







• Electrical Specifications of μPD78012F(A2) (8/20)

(2) Read/Write Operation (Ta = -40 to +125 °C, Vdd = 5 V \pm 10 %)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t asth		0.5tcy		ns
Address setup time	tads		0.5tcy-30		ns
Address hold time	tadh		50		ns
Data input time from address	tadd1			(2.5+2n)tcy-50	ns
	t _{ADD2}			(3+2n)tcy-100	ns
Data input time from RD↓	t _{RDD1}			(1+2n)tcy-25	ns
	tRDD2			(2.5+2n)tey-100	ns
Read data hold time	tпон		0		ns
RD low-level width	t _{RDL1}		(1.5+2n)tcy-20		ns
	tRDL2		(2.5+2n) tcy-20		ns
$\overline{WAIT}\downarrowinput\;time\;from\;\overline{RD}\downarrow$	tRDWT1			0.5tcr	ns
	tRDWT2			1.5tcv	ns
WAIT↓ input time from WR↓	twrwt			0.5tcy	ns
WAIT low-level width	tw⊤∟		(0.5+2n)tcy+10	(2+2n)tcy	ns
Write data setup time	twos		100		ns
Write data hold time	twoн	Load resistor ≥ 5 kΩ	20		ns
WR low-level width	twrL1		(2.5+2n) tey -20		ns
RD↓ delay time from ASTB↓	tastrd		0.5tcy-30		ns
WR↓ delay time from ASTB↓	tastwr		1.5tcy-30		ns
ASTB↑ delay time from RD↑ in external fetch	trdast		tcy-10	tcy+40	ns
Address hold time from RD↑ in external fetch	trdadh		tcy	tcy+50	ns
Write data output time from RD↑	trowo		0.5tcy+5	0.5tcy+30	ns
Write data output time from WR↓	twrwd		5	6	ns
Address hold time from WR↑	twradh		tcy	tcy+60	ns
RD↑ delay time from WAIT↑	twrnd		0.5tcy	2.5tcy+80	ns
WR↑ delay time from WAIT↑	twrwn		0.5tcy	2.5tcy+80	ns

Remarks 1. tcy = Tcy/4

2. n indicates number of waits.

- Electrical Specifications of μPD78012F(A2) (9/20)
- (3) Serial Interface (Ta = -40 to +125 °C, VdD = 5 V \pm 10 %)
 - (a) Serial Interface Channel 0
 - (i) 3-wire serial I/O mode (SCK0... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcY1		1000			ns
SCK0 high/low-level width	tkH1 tkL1		tксү1/2-100			ns
SI0 setup time (to SCK0↑)	tsıкı		150			ns
SI0 hold time (from SCK0↑)	t _{KSI1}		500			ns
SO0 output delay time from SCK0↓	t _{KSO1}	C = 100 pF Note			400	ns

Note C is the load capacitance of SCK0 and SO0 output line.

(ii) 3-wire serial I/O mode (SCK0... External clock input)

Parameter	Symbol	Test Co	nditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy2			1000			ns
SCK0 high/low-level width	tkH2 tkL2			500			ns
SI0 setup time (to SCK0↑)	tsik2			150			ns
SI0 hold time (from SCK0↑)	t _{KSI2}			500			ns
SO0 output delay time from SCK0↓	tkso2	C = 100 pF Note				400	ns
SCK0 rise, fall time	t _{R2}	When external dev				160	ns
		When external device expansion function is not	When 16-bit timer output function is used			700	ns
		used	When 16-bit timer output function is not used			1000	ns

Note C is the load capacitance of SO0 output line.

• Electrical Specifications of μPD78012F(A2) (10/20)

(iii) SBI mode (SCK0... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксүз		1000			ns
SCK0 high/low-level width	tкнз tкгз		tксүз/2-100			ns
SB0, SB1 setup time (to SCK0↑)	tsık3		150			ns
SB0, SB1 hold time (from SCK0↑)	tкsıз		tксүз/2			ns
SB0, SB1output delay time from SCK0↓	tкsоз	$R = 1 \text{ k}\Omega, C = 100 \text{ pF } \text{Note}$			300	ns
SB0, SB1↓ from SCK0↓	tksB		t ксүз			ns
SCK0↓ from SB0, SB1↓	tsвк		t ксүз			ns
SB0, SB1 high-level width	tsвн		†ксүз			ns
SB0, SB1 low-level width	tsbl		t ксүз			ns

Note R and C are the load resistors and load capacitance of the SB0, SB1 and SCK0 output line.

(iv) SBI mode (SCK0... External clock input)

Parameter	Symbol	Test Co	nditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy4			1000			ns
SCK0 high/low-level width	tkH4 tkL4			500			ns
SB0, SB1 setup time (to SCK0↑)	tsik4			150			ns
SB0, SB1 hold time (from SCK0↑)	tksi4			tkcy4/2			ns
SB0, SB1 output delay time from SCK0↓	tkso4	$R = 1 \text{ k}\Omega$, $C = 100 \text{ pF}$ Note				400	ns
SB0, SB1↓ from SCK0↓	tksB						ns
SCK0↓ from SB0, SB1↓	tsвк						ns
SB0, SB1 high-level width	tsвн			tkcy4			ns
SB0, SB1 low-level width	tsBL			tkcy4			ns
SCK0 rise, fall time	t _{R4}	When external dev				160	ns
		When external device expansion function is not	When 16-bit timer output function is used			700	ns
		used	When 16-bit timer output function is not used			1000	ns

Note R and C are the load resistors and load capacitance of the SB0 and SB1 output line.

• Electrical Specifications of μPD78012F(A2) (11/20)

(v) 2-wire serial I/O mode (SCK0... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy5	$R = 1 \text{ k}\Omega$, $C = 100 \text{ pF}$ Note	1600			ns
SCK0 high-level width	t _{KH5}		tксү5/2-160			ns
SCK0 low-level width	t _{KL5}		tксү5/2-100			ns
SB0, SB1 setup time (to SCK0↑)	tsik5		350			ns
SB0, <u>SB1 hold time</u> (from SCK0↑)	tksi5		600			ns
SB0, SB1 output delay time from SCK0↓	tkso5				300	ns

Note R and C are the load resistors and load capacitance of the SCKO, SBO and SB1 output line.

(vi) 2-wire serial I/O mode (SCK0... External clock input)

Parameter	Symbol	Test Co	nditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	t ксу6			1600			ns
SCK0 high-level width	t кн6			650			ns
SCK0 low-level width	t _{KL6}			800			ns
SB0, SB1 setup time (to SCK0↑)	tsik6			100			ns
SB0, <u>SB1 hold time</u> (from SCK0↑)	t _{KSI6}			tксув/2			ns
SB0, SB1 output delay time from SCK0↓	tkso6	$R = 1 \text{ k}\Omega$, $C = 100 \text{ pF}$ Note				500	ns
SCK0 rise, fall time	tre tre	When external dev				160	ns
		When external device expansion function is not	When 16-bit timer output function is used			700	ns
		used	When 16-bit timer output function is not used			1000	ns

Note R and C are the load resistors and load capacitance of the SB0 and SB1 output line.



• Electrical Specifications of μPD78012F(A2) (12/20)

(b) Serial Interface Channel 1

(i) 3-wire serial I/O mode (SCK1... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcY7		1000			ns
SCK1 high/low-level width	t кн7 t кL7		tксүт/2-100			ns
SI1 setup time (to SCK1↑)	tsık7		150			ns
SI1 hold time (from SCK1↑)	tksi7		500			ns
SO1 output delay time from SCK1↓	t ks07	C = 100 pF Note			400	ns

Note C is the load capacitance of SCK1 and SO1 output line.

(ii) 3-wire serial I/O mode (SCK1... External clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tксүв			1000			ns
SCK1 high/low-level width	tкнв tкlв			500			ns
SI1 setup time (to SCK1↑)	tsik8			150			ns
SI1 hold time (from SCK1↑)	t _{KSI8}			500			ns
SO0 output delay time from SCK1↓	tkso8	C = 100 pF Note				400	ns
SCK1 rise, fall time	trs trs	When external device expansion function is used				160	ns
		When external device expansion function is not	When 16-bit timer output function is used			700	ns
	used	used	When 16-bit timer output function is not used			1000	ns

Note C is the load capacitance of SO1 output line.



• Electrical Specifications of μPD78012F(A2) (13/20)

(iii) 3-wire serial I/O mode with automatic transmit/receive function (SCK1... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcys		1000			ns
SCK1 high/low-level width	tкнэ tкгэ		tксүэ/2-100			ns
SI1 setup time (to SCK1↑)	tsik9		150			ns
SI1 hold time (from SCK1↑)	tksi9		500			ns
SO1 output delay time from SCK1↓	tkso9	C = 100 pF Note			400	ns
STB↑ from SCK1↑	tsbd		tксүэ/2-100		tксүэ/2+100	ns
Strobe signal high-level width	tsвw		tксүэ/2—30		tксүэ/2+30	ns
Busy signal setup time (to busy signal detection timing)	t _{BYS}		100			ns
Busy signal hold time (from busy signal detection timing)	tвүн		150			ns
SCK1↓ from busy inactive	tsps				21ксүэ	ns

Note C is the load capacitance of SCK1 and SO1 output line.


(iv) 3-wire serial I/O mode with automatic transmit/receive function (SCK1... External clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy10			1000			ns
SCK1 high/low-level width	tкн10, tкL10			500			ns
SI1 setup time (to SCK1↑)	tsiĸ10			150			ns
SI1 hold time (from SCK1↑)	tksi10			500			ns
SO1 output delay time from SCK1↓	tks010	C = 100 pF Note				400	ns
SCK1 rise, fall time	tR10, tFB	When external device expansion function is not	When 16-bit timer output function is used			700	ns
	used	When 16-bit timer output function is not used			1000	ns	


Note C is the load capacitance of the SO1 output line.

• Electrical Specifications of μPD78012F(A2) (14/20)


AC Timing Test Point (Excluding X1, XT1 Input)



Clock Timing




TI Timing




• Electrical Specifications of μPD78012F(A2) (15/20)

Read/Write Operation

External fetch (No wait):




External fetch (Wait insertion):




• Electrical Specifications of μPD78012F(A2) (16/20)

External data access (No wait):




External data access (Wait insertion):




• Electrical Specifications of μPD78012F(A2) (17/20)

Serial Transfer Timing


3-wire serial I/O mode:



SBI mode (Bus release signal transfer):




SBI Mode (command signal transfer):




• Electrical Specifications of μPD78012F(A2) (18/20)


2-wire serial I/O mode:



3-wire serial I/O mode with automatic transmit/receive function:



3-wire serial I/O mode with automatic transmit/receive function (busy processing):



Note The signal is not actually driven low here; it is shown as such to indicate the timing.



• Electrical Specifications of μPD78012F(A2) (19/20)

A/D converter characteristics (Ta = -40 to +125 $^{\circ}$ C, AVDD = VDD = 5.0 V \pm 10 %, AVss = Vss = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error Note		4.5 V ≤ AVREF ≤ AVDD			1.0	%
Conversion time	tconv	4.5 V ≤ AVDD ≤ 5.5 V	23.8		200	μs
Sampling time	tsamp		24/fx			μs
Analog input voltage	VIAN		AVss		AVREF	٧
Reference voltage	AVREF		4.5		AVDD	٧
AV _{REF} resistance	Rairef		4	14		kΩ


Note Overall error excluding quantization error ($\pm 1/2$ LSB). It is indicated as a ratio to the full-scale value.

Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +125 °C)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply	VDDDR		2.7		5.5	٧
voltage						
Data retention supply	IDDDR	VDDDR = 2.7 V		0.1	1000	μΑ
current		Subsystem clock stop and feed-				
		back resister disconnected				
Release signal set time	tsrel		0			μs
Oscillation stabilization	twait	Release by RESET		2 ¹⁸ /fx		ms
wait time		Release by interrupt request		Note		ms


Note In combination with bit 0 to bit 2 (OSTS0 to OSTS2) of oscillation stabilization time select register (OSTS), selection of 2¹³/fx and 2¹⁵/fx to 2¹⁸/fx is possible.

Data Retention Timing (STOP Mode Release by RESET)




• Electrical Specifications of μPD78012F(A2) (20/20)


Data Retention Timing (Standby Release Signal : STOP Mode Release by Interrupt Request Signal)



Interrupt Request Input Timing





RESET Input Timing



12. CHARACTERISTIC CURVE (REFERENCE VALUES)


• Characteristic Curve of µPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015F(A), 78016F(A), 78018F(A)





13. PACKAGE DRAWINGS

64 PIN PLASTIC SHRINK DIP (750 mil)



NOTE


- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	58.68 MAX.	2.311 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
М	0.25 ^{+0.10} -0.05	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°

P64C-70-750A,C-1

Remark Dimensions and materials of ES products are the same as those of mass-production products.

64 PIN PLASTIC QFP (□14)



NOTE
Each lead centerline is located within 0.15
mm (0.006 inch) of its true position (T.P.) at
maximum material condition.

		P64GC-80-AB8-2
ITEM	MILLIMETERS	INCHES
Α	17.6±0.4	0.693±0.016
В	14.0±0.2	0.551+0.009
С	14.0±0.2	0.551 ^{+0.009} _{-0.008}
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
Н	0.35±0.10	0.014+0.004
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071±0.008
L	0.8±0.2	0.031+0.009
М	0.15 ^{+0.10} _{-0.05}	0.006+0.004
N	0.10	0.004
Р	2.55	0.100
Q	0.1±0.1	0.004±0.004
S	2.85 MAX.	0.112 MAX.

Remark Dimensions and materials of ES products are the same as those of mass-production products.

14. RECOMMENDED SOLDERING CONDITIONS

The μ PD78011F(A)/78012F(A)/78013F(A)/78014F(A)/78015F(A)/78016F(A) and 78018F(A) should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact our salespersonnel.

Table 14-1. Surface Mounting Type Soldering Conditions

```
μPD78011FGC(A)-××-AB8 : 64-Pin Plastic QFP (14 × 14 mm) μPD78012FGC(A)-××-AB8 : 64-Pin Plastic QFP (14 × 14 mm) μPD78013FGC(A)-××-AB8 : 64-Pin Plastic QFP (14 × 14 mm) μPD78014FGC(A)-××-AB8 : 64-Pin Plastic QFP (14 × 14 mm) μPD78015FGC(A)-××-AB8 : 64-Pin Plastic QFP (14 × 14 mm) μPD78016FGC(A)-××-AB8 : 64-Pin Plastic QFP (14 × 14 mm) μPD78018FGC(A)-××-AB8 : 64-Pin Plastic QFP (14 × 14 mm) μPD78012FGC(A2)-××-AB8: 64-Pin Plastic QFP (14 × 14 mm)
```

Recommended Soldering Method Soldering Conditions Condition Symbol Infrared reflow Package peak temperature: 235 °C, Duration: 30 sec. max. (at 210 °C or above), IR35-00-3 Number of times: Three times max. **VPS** Package peak temperature: 215 °C, Duration: 40 sec. max. (at 200 °C or above), VP15-00-3 Number of times: Three times max. Wave soldering Solder bath temperature: 260 °C max. Duration: 10 sec. max. WS60-00-1 Number of times: Once Preliminary heat temperature: 120 °C max. (Package surface temperature) Pin temperature: 300 °C max., Duration: 3 sec. max. (per device side) Partial heating

Caution Use more than one soldering method should be avoided (except in the case of partial heating).

Table 14-2. Insertion Type Soldering Conditions

```
\muPD78011FCW(A)-xxx: 64-Pin Plastic Shrink DIP (750 mil) \muPD78012FCW(A)-xxx: 64-Pin Plastic Shrink DIP (750 mil) \muPD78013FCW(A)-xxx: 64-Pin Plastic Shrink DIP (750 mil) \muPD78014FCW(A)-xxx: 64-Pin Plastic Shrink DIP (750 mil) \muPD78015FCW(A)-xxx: 64-Pin Plastic Shrink DIP (750 mil) \muPD78016FCW(A)-xxx: 64-Pin Plastic Shrink DIP (750 mil) \muPD78018FCW(A)-xxx: 64-Pin Plastic Shrink DIP (750 mil)
```

Soldering Method	Soldering Conditions
Wave soldering (pin only)	Solder bath temperature: 260°C max., Duration: 10 sec. max.
Partial heating	Pin temperature: 300°C max., Duration: 3 sec. max. (per pin)

Caution Wave soldering is only for the lead part in order that jet solder can not contact with the chip directly.



APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μ PD78018F subseries.

Language Processing Software

RA78K/0 Notes 1, 2, 3, 4	78K/0 series common assembler package	
CC78K/0 Notes 1, 2, 3, 4 78K/0 series common C compiler package		
DF78014 Notes 1, 2, 3, 4 µPD78014 subseries common device file		
CC78K/0-L Notes 1, 2, 3, 4 78K/0 series common C compiler library source file		

PROM Writting Tools

PG-1500	PROM programmer
PA-78P014CW PA-78P018GC	Programmer adapter connected to PG-1500
PG-1500 controller Notes 1, 2	PG-1500 control program

Debugging Tool

IE-78000-R	78K/0 series common in-circuit emulator		
IE-78000-R-A	78K/0 series common in-circuit emulator (integrated debugger)		
IE-78000-R-BK	78K/0 series common break board		
IE-78014-R-EM-A	μ PD78018F and 78018FY subseries evaluation emulation board (V _{DD} = 3.0 to 6.0 V)		
EP-78240CW-R EP-78240GC-R	Emulation probe common to μ PD78244 subseries		
EV-9200GC-64 Socket to be mounted on target system board created for the 64-pin plastic QFP			
SM78K0 Notes 5, 6, 7	78K/0 series common system simulator		
ID78K0 Notes 4, 5, 6, 7	IE-78000-R-A integrated debugger		
SD78K/0 Notes 1, 2 IE-78000-R screen debugger			
DF78014 Notes 1, 2, 4, 5, 6, 7	Device file common to μPD78014 subseries		

Real-Time OS

RX78K/0 Notes 1, 2, 3, 4 78K/0 series real-time OS	
MX78K0 Notes 1, 2, 3, 4	78K/0 series OS

Fuzzy Inference Devleopment Support System

FE9000 Note 1/FE9200 Note 6	Fuzzy knowledge data creation tool
FT9080 Note 1/FT9085 Note 2	Translator
FI78K0 Notes 1, 2	Fuzzy inference module
FD78K0 Notes 1, 2	Fuzzy inference debugger

- Notes 1. PC-9800 series (MS-DOSTM) based
 - 2. IBM PC/ATTM and compatible (PC DOSTM/IBM DOSTM/MS-DOS) based
 - 3. HP9000 series 300TM (HP-UXTM) based
 - **4.** HP9000 series 700[™] (HP-UX) based, SPARCstation[™], (SunOS[™]) based, EWS4800 series (EWS-UX/V) based
 - **5.** PC-9800 series (MS-DOS + Windows[™]) based
 - 6. IBM PC/AT and compatible (PC DOS/IBM DOS/MS-DOS + Windows) based
 - 7. NEWSTM (NEWS-OSTM) based
- Remarks 1. For development tools manufactured by a third party, refer to the 78K/0 Series Selection Guide (U11126E).
 - 2. RA78K/0, CC78K/0, SM78K0, ID78K0, SD78K/0, and RX78K/0 are used in combination with DF78014.



APPENDIX B. RELATED DOCUMENTS

Device Related Documents

	Document Name		Document No.		
	Document Name	Japanese	English		
	μ PD78018F, 78018FY Subseries User's Manual	U10659J	U10659E		
	μPD78011F(A), 78012F(A), 78013F(A), 78014F(A), 78015	F(A), 78016F(A), 78018F(A) Data Sheet	U11921J	This document	
*	μ PD78P018F(A) Data Sheet		U12132J	U12132E	
*	78K/0 Series User's Manual - Instruction 78K/0 Series Instruction List 78K/0 Series Instruction Set μPD78018F Subseries Special Function Register List		U12326J	IEU-1372	
			U10903J	_	
			U10904J	_	
			IEM-5594	_	
	78K/0 Series Application Note	Fundamental (I)	IEA-715	IEA-1288	
		Floating-Point Arithmetic Program	IEA-718	IEA-1289	

Development Tools Documents (User's Manual) (1/2)

	Document Name	Document No.		
	Document Name	Japanese	English	
	RA78K Series Assembler Package	Operation	EEU-809	EEU-1399
		Language	EEU-815	EEU-1404
	RA78K Series Structured Assembler Preprocessor		EEU-817	EEU-1402
*	RA78K0 Assembler Package	Operation	U11802J	U11802E
		Language	U11801J	U11801E
		Structured Assembly Language	U11789J	U11789E
	CC78K Series C Compiler	Operation	EEU-656	EEU-1280
		Language	EEU-655	EEU-1284
*	CC78K0 C Compiler	Operation	U11517J	U11517E
		Language	U11518J	U11518E
	CC78K/0 C Compiler Application Note	Programming Know-how	EEA-618	EEA-1208
*	CC78K Series Library Source File		U12322J	_
*	PG-1500 PROM Programmer		U11940J	EEU-1335
	PG-1500 Controller PC-9800 Series (MS-DOS) Bas	se	EEU-704	EEU-1291
	PG-1500 Controller IBM PC Series (PC DOS) Base)	EEU-5008	U10540E
	IE-78000-R		EEU-810	U11376E
	IE-78000-R-A IE-78000-R-BK IE-78014-R-EM-A EP-78240		U10057J	U10057E
			EEU-867	EEU-1427
			EEU-962	U10418E
			EEU-986	EEU-1513

Caution The contents of the above related documents are subject to change without notice. The latest documents should be used for design, etc.

Development Tools Documents (User's Manual) (2/2)

Document Name		Document No.	
		Japanese	English
SM78K0 System Simulator Windows Base	Reference	U10181J	U10181E
SM78K Series System Simulator	External Components User Open Interface Specification	U10092J	U10092E
ID78K0 Integrated Debugger EWS Base	Reference	U11151J	_
ID78K0 Integrated Debugger PC Base	Reference	U11539J	U11539E
ID78K0 Integrated Debugger Windows Base	Guide	U11649J	U11649E
SD78K/0 Screen Debugger	Introduction	EEU-852	U10539E
PC-9800 Series (MS-DOS) Base	Reference	U10952J	_
SD78K/0 Screen Debugger	Introduction	EEU-5024	EEU-1414
IBM PC/AT (PC DOS) Base	Reference	U11279J	U11279E

Embedded Software Documents (User's Manual)

Document Name		Document No.	
		Japanese	English
78K/0 Series Real-Time OS	Fundamental	U11537J	_
	Installation	U11536J	_
78K/0 Series OS MX78K0	Fundamental	U12257J	_
Fuzzy Knowledge Data Creation Tool		EEU-829	EEU-1438
78K/0, 78K/II, 87AD Series		EEU-862	EEU-1444
Fuzzy Inference Development Support System - Translator			
78K/0 Series Fuzzy Inference Development Suport System		EEU-858	EEU-1441
- Fuzzy Inference Module			
78K/0 Series Fuzzy Inference Development Support System		EEU-921	EEU-1458
- Fuzzy Inference Debugger			

Other Documents

De sum and Name	Document No.	
Document Name	Japanese	English
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Device	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Electrostatic Discharge (ESD) Test	MEM-539	_
Guide to Quality Assurance for Semiconductor Device	C11893J	MEI-1202
Guide for Products Related to Microcomputer: Other Companies	U11416J	_

Caution The contents of the above related documents are subject to change without notice. The latest documents should be used for design, etc.